Wave-pipelining: A tutorial and research survey

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 6, Issue 3, 1998, Pages 464-474

  Burleson, Wayne P ^a,b   Ciesielski, Maciej ^a,b   Klass, Fabian ^a,c   Liu, Wentai ^a,d  

^a IEEE   (United States)

^b University of Massachusetts   (United States)

^c SUN MICROSYSTEMS   (United States)

^d North Carolina State University   (United States)

Author keywords

Performance optimization; VLSI circuits; Wave pipelining

Indexed keywords

COMPUTER AIDED DESIGN; COMPUTER ARCHITECTURE; INTEGRATED CIRCUIT LAYOUT; MICROPROCESSOR CHIPS; OPTIMAL CONTROL SYSTEMS; PIPELINE PROCESSING SYSTEMS;

WAVE-PIPELINING;

VLSI CIRCUITS;

EID: 0032164772     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/92.711317     Document Type: Review

References (44)

1. S. Anderson, J. Earle, R. Goldschmidt, and D. Powers, "The IBM system/360 model 91 floating point execution unit," IBM J. Res. Develop., Jan. 1967.
2. P. Bannon and A. Jan, "Today's microprocessor aim for flexibility," EE Times, pp. 68-70, 1994.
3. W. Burleson, E. Tan, and C. Lee, "A 150 MHz wave-pipelined adaptive digital filter in 2μ CMOS," VLSI Signal Processing Workshop, 1994.
4. T. I. Chappell, B. A. Chappell, S. E. Schuster, J. W. Allan, S. P. Klepner, R. V. Joshi, and R. L. Franch, "A 2-ns cycle, 3.8 ns access 512-kb CMOS ECL SRAM with a fully pipelined architecture," IEEE J. Solid-State Circuits, pp. 1577-1585, Nov. 1991.
5. M. Cooperman and P. Andrade, "CMOS gigabit-per-second switching," IEEE J. Solid-State Circuits, June 1993.
6. L. Cotten, "Maximum rate pipelined systems," in Proc. AFIPS Spring Joint Comput. Conf., 1969.
7. W. M. Jr. Coughran, E. Grosse, and D. J. Rose, "CAzM: A circuit analyzer with macromodeling," IEEE Trans. Electron Devices, vol. ED-30, pp. 1207-1213, Apr. 1983.
8. B. Ekroot, "Optimization of pipelined processors by insertion of combinational logic delay," Ph.D. dissertation, Stanford Univ., Stanford, CA, 1987.
9. J. Fishburn,"Clock skew optimization," IEEE Trans. Comput., 1990.
10. D. Ghosh and S. Nandy, "Design and realization of high-performance wave-pipelined 8 × 8 b multiplier in CMOS technology," IEEE Trans. VLSI Syst., vol. 3, pp. 37-48, 1995.
11. C. T. Gray, T. Hughes, S. Arora, W. Liu, and R. Cavin III, "Theoretical and practical issues in CMOS wave pipelining," in Proc. VLSI'91, 1991.
12. C. T. Gray, W. Liu, and R. Cavin III, "Timing constraints fro wave-pipelined systems," IEEE Trans. Computer-Aided Design, vol. 13, pp. 987-1004, Aug. 1994.
13. C. Gray, W. Liu, W. van Noije, T. Hughes, and R. Cavin, "A sampling technique and its CMOS implementation with 1 Gb/s bandwidth and 25 ps resolution," IEEE J. Solid-State Circuits, pp. 340-349, Mar. 1994.
14. S. Gupta, private communication, Nov. 1994.
15. K. Ishibashi et al., "A 300 MHz 4-mb wave-pipelined CMOS SRAM using a multi-phase PLL," in Proc. ISSCC'95, 1995, pp. 308-309.
16. D. A. Joy and M. J. Ciesielski, "Placement for clock period minimization with multiple wave propagation," in Proc. 28th Design Automation Conf., 1991.
17. D. A. Joy and M. J. Ciesielski, "Clock period minimization with wave pipelining," in IEEE Trans. Computer-Aided Design, Apr. 1993.
18. S. T. Ju and C. W. Jen, "A high speed multiplier design using wave pipelining technique," in Proc. IEEE APCCAS, Australia, 1992, pp. 502-506.
19. J. Kang, W. Liu, and R. Cavin, "A monolithic 625 mb/s data recovery circuit in 1.2 μm CMOS," in Proc. Custom Integrated Circuit Conf., 1993, pp. 625-628.
20. T. S. Kim, W. Burleson, and M. Ciesielski, "Logic restructuring for wave-pipelined circuits," in Proc. Int. Workshop Logic Synthesis, 1993.
21. T.-S. Kim, W. Burleson, and M. Ciesielski, "Delay buffer insertion for wave-pipelined circuits," in Notes of IFIP Int. Workshop Logic Architecture Synthesis, Grenoble, France, Dec. 1993.
22. F. Klass, M. J. Flynn, and A. J. van de Goor, Pushing the Limits of CMOS Technology: A Wave-Pipelined Multiplier Hot Chips, 1992.
23. F. Klass and M. J. Flynn, "Comparative studies of pipelined circuits," Stanford University, Tech. Rep. CSL-TR-93-579, July 1993.
24. F. Klass, M. J. Flynn, and A. J. van de Goor, "Fast multiplication in VLSI using wave-pipelining," J. VLSI Signal Processing, 1994.
25. C. Kohlhardt, "PA-RISC processor for "Snake" work-stations," in Hot Chips Symp., 1991, pp. 1.20-1.31.
26. W. K. C. Lam, R. K. Brayton, and A. Sangiovanni-Vincentelli, "Valid clocking in wavepipelined circuits," in Proc. Int. Conf. Computer-Aided Design, 1992.
27. W.-H. Lein and W. Burleson, "Wave domino logic: Theory and applications," in Proc. Int. Symp. Circuits Syst., 1992.
28. W. Liu, C. Gray, D. Fan, T. Hughes, W. Farlow, and R. Cavin "A 250-MHz wave pipelined adder in 2-μm CMOS," IEEE J. Solid-State Circuits, pp. 1117-1128, Sept. 1994.
29. B. Lockyear and C. Ebeling, "The practical application of retiming to the design of high-performance systems," in Proc. ICCAD'93, 1993, pp. 288-295.
30. G. Moyer, M. Clements, W. Liu, T. Schaffer, and R. Cavin, "A technique for high-speed, fine-resolution pattern generation and its CMOS implementation," in Proc. 16th Conf. Advanced Res. VLSI, 1995, pp. 131-145.
31. K. Nakamura et al., "A 220-MHz pipelined 16-mb BiCMOS SRAM with PLL proportional self-timing generator," IEEE J. Solid-State Circuits, pp. 1317-1322, Nov. 1994.
32. V. Nguyen, W. Liu, C. T. Gray, and R. K. Cavin, "A CMOS multiplier using wave pipelining," in Proc. Custom Integrated Circuits Conf., San Diego, CA, May 1993, pp. 12.3.1-12.3.4.
33. K. Nowka and M. Flynn, "System design using wave-pipelining: A CMOS VLSI vector unit," in Proc. ISCAS'95, 1995, pp. 2301-2304.
34. J. Pratt and V. Heuring, "Delay synchronization in time-of-flight optical systems," Appl. Opt., vol. 31, no. 14, pp. 2430-2437, 1992.
35. L. Qi and X. Peisu, "The design and implementation of a very fast experimental pipelining computer," J. Comput. Sci. Technol., vol. 2, no. 1, pp. 1-6, 1988.
36. K. A. Sakallah, T. N. Mudge, T. M. Burks, and E. S. Davidson, "Synchronization of pipelines," in IEEE Trans. Computer-Aided Design, vol. 12, 1993.
37. N. V. Shenoy, R. K. Brayton, and A. L. Sangiovanni-Vincentelli, "Minimum padding to satisfy short path constraints," in Proc. Int. Wokshop Logic Synthesis, 1993.
38. E. M. Sentovich, K. J. Singh, C. Moon, H. Savoy, and R. K. Brayton, "Sequential circuit design using synthesis and optimization," in Proc. Int. Conf. Comput. Design, 1992.
39. H. Shin, J. Warnock, M. Immediato, K. Chin, C.-T. Chuang, M. Cribb, D. Heidel, Y.-C. Sun, N. Mazzeo, and S. Brodskyi, "A 5 Gb/s 16 × 16 Si-bipolar crosspoint switch," in Proc. IEEE Int. Solid-State Circuits Conf., Feb. 1992, pp. 228-229.
40. S. Tachibana et al., "A 2.6 ns wavepipelined CMOS SRAM with dueal-sensing-latch circuits," IEEE J. Solid-State Circuits, pp. 487-490, Apr. 1995.
41. D. Wong, G. De Micheli, and M. Flynn, "Inserting active delay elements to achieve wave pipelining," in Proc. Int. Conf. Computer-Aided Design, Nov. 1989, pp. 270-273.
42. D. Wong, G. De Micheli, M. Flynn, and R. Huston, "A bipolar population counter using wave pipelining to achieve 2.5x normal clock frequency," IEEE J. Solid-State Circuits, vol. 27, May 1992.
43. D. Wong, G. De Micheli, and M. Flynn, "Designing high performance digital circuits using wave pipelining: Algorithms and practical experiences," IEEE Trans. Computer-Aided Design, vol. 12, Jan. 1993.
44. H. Yoo et al., "A 150 MHz 8-banks 256 in synchronous DRAM with wave pipelining methods," in Proc. ISSCC'95, 1995, pp. 250-251.