Wave pipelining for application-specific networks-on-chips

Proceedings of the 2002 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, CASES '02

Volumn , Issue , 2002, Pages 198-201

  Xu, Jiang ^a   Wolf, Wayne ^a  

^a Princeton University   (United States)

Author keywords

Coupling capacitance; Interconnection; Networks on chip (NoC); System on chip (SoC); Wave pipelining

Indexed keywords

APPLICATION-SPECIFIC NETWORK; AREA SAVINGS; COUPLING CAPACITANCE; DATA TRANSPORT; DELAY CONTROL; DESIGN POINTS; ENERGY EFFICIENT; ENERGY SAVING; NETWORKS ON CHIPS; PIPELINED COMMUNICATION; SYSTEM-ON-CHIP; WAVE-PIPELINING;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; CAPACITANCE; EMBEDDED SYSTEMS; PROGRAM COMPILERS; PROGRAMMABLE LOGIC CONTROLLERS; SYNTHESIS (CHEMICAL);

MICROPROCESSOR CHIPS;

EID: 4043107598     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/581630.581661     Document Type: Conference Paper

References (18)

1. AMBA http://www.arm.com/arm/AMBA.
2. Luca Benini, Giovanni De Micheli, "Networks on chips: A new SoC paradigm", Computer, 35(1): 70-78, 2002.
3. Wayne P. Burleson, Maciej Ciesielski, Fabian Klass, Wentai Liu, "Wave-pipelining: A tutorial and research survey", IEEE Trans. VLSI systems, 6(3): 464-474, 1998.
4. Jason Cong, "An interconnect-centric design flow for nanometer technologies", Proceedings of the IEEE, 89(4): 505-528, 2001.
5. CoreConnect Bus. http://www-3.ibm.com/chips/techlib/techlib.nsf/ productfamilies/CoreConnect-Bus-Architecture.
6. L. Cotton, "Maximum rate pipelined systems", Proceedings of AFIPS Spring Joint Comput. Conf., 1969.
7. William J. Dally, Brian Towles, "Route packets, not wires: on-chip interconnection networks", Proceedings of the 38th Design Automation Conference, 2001.
8. O. Hauck, A. Katoch, S.A. Huss, "VLSI system design using asynchronous wave pipelines: a 0.35um CMOS 1.5 GHz elliptic curve public key cryptosystem chip", ASYNC 2000, 188-197, 2000.
9. Sematech, International Technology Roadmap for Semiconductors, 2001 Edition.
10. Andrew B. Kahng, Sudhakar Muddu, Egino Sarto, Rahul Sharma, "Interconnect Tuning Strategies for High-Performance ICs", Proceedings of DATE '98.
11. M. Kuhlmann, S.S. Sapatnekar, "Exact and efficient crosstalk estimation", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 20(7): 858-866, 2001.
12. S. Kumar, A. Jantsch, Juha-Pekka Soininen, M. Forsell, M. Millberg, J. Öberg, K. Tiensyrjä, A. Hemani, "A network on chip architecture and design methodology", Proceedings of IEEE Computer Society Annual Symposium on VLSI, April 2002.
13. K. Lahiri, A. Raghunathan, S. Dey, "Evaluation of the traffic-performance characteristics of system-on-chip communication architectures", Proceedings of the IEEE International Conference on VLSI Design, 29-35, 2001.
14. Byoung-Hoon Lim, Jin-Ku Kang, "A self-timed wave pipelined adder using data align method", AP-ASIC 2000, 77-80, 2000.
15. RAW architecture. http://www.cag.lcs.mit.edu/raw/documents.
16. A. Sangiovanni-Vincentelli, M. Sgroi, L. Lavagno, "Formal models for communication-based design", Proceedings of CONCUR 2000, 29-41, 2000.
17. M. Sgroi, M. Sheets, A. Mihal, K. Keutzer, S. Malik, J. Rabaey, A. Sangiovanni-Vincentelli, "Addressing the system-on-a-chip interconnect woes through communication-based design", Proceedings of the 38th Design Automation Conference, 2001.
18. D. Wong, G. De Micheli, M. Flynn, "Designing high performance digital circuits using wave pipelining: Algorithms and practical experiences", IEEE Trans. Computer-Aided Design, 12(1): 25-46, Jan. 1993.