-
3
-
-
0027306446
-
Generalized delay optimization of resistive interconnections through an extension of logical effort
-
K. Venkat, "Generalized delay optimization of resistive interconnections through an extension of logical effort," in Proc. IEEE Int. Symp. Circuits Syst., 1993, pp. 2106-2109.
-
(1993)
Proc. IEEE Int. Symp. Circuits Syst.
, pp. 2106-2109
-
-
Venkat, K.1
-
4
-
-
0016498379
-
An optimized output stage for MOS integrated circuits
-
Apr.
-
H. C. Lin and L. W. Linholm, "An optimized output stage for MOS integrated circuits," IEEE J. Solid-State Circuits, vol. SC-10, no. 2, pp. 106-109, Apr. 1975.
-
(1975)
IEEE J. Solid-state Circuits
, vol.SC-10
, Issue.2
, pp. 106-109
-
-
Lin, H.C.1
Linholm, L.W.2
-
5
-
-
84922849140
-
Comments on 'An optimized output stage for MOS integrated circuits'
-
Apr.
-
R. C. Jaeger, "Comments on 'An optimized output stage for MOS integrated circuits'," IEEE J. Solid-State Circuits, vol. SC-10, no. 2, pp. 185-186, Apr. 1975.
-
(1975)
IEEE J. Solid-state Circuits
, vol.SC-10
, Issue.2
, pp. 185-186
-
-
Jaeger, R.C.1
-
6
-
-
0029244747
-
Design of tapered buffers with local interconnect capacitance
-
Feb.
-
B. S. Cherkauer and E. G. Friedman, "Design of tapered buffers with local interconnect capacitance," IEEE J. Solid-State Circuits, vol. 30, no. 2, pp. 151-155, Feb. 1995.
-
(1995)
IEEE J. Solid-state Circuits
, vol.30
, Issue.2
, pp. 151-155
-
-
Cherkauer, B.S.1
Friedman, E.G.2
-
7
-
-
34748823693
-
The transient response of damped linear networks with particular regard to wide band amplifiers
-
W. C. Elmore, "The transient response of damped linear networks with particular regard to wide band amplifiers," J. Appl. Phys., vol. 19, no. 1, pp. 55-63, 1948.
-
(1948)
J. Appl. Phys.
, vol.19
, Issue.1
, pp. 55-63
-
-
Elmore, W.C.1
-
8
-
-
0034290854
-
Uniform repeater insertion in RC trees
-
Oct.
-
V. Adler and E. G. Friedman, "Uniform repeater insertion in RC trees," IEEE Trans. Circuits Syst. I: Fundam. Theory Appl., vol. 47, no. 10, pp. 1515-1523, Oct. 2000.
-
(2000)
IEEE Trans. Circuits Syst. I: Fundam. Theory Appl.
, vol.47
, Issue.10
, pp. 1515-1523
-
-
Adler, V.1
Friedman, E.G.2
-
9
-
-
0032072770
-
Repeater design to reduce delay and power in resistive interconnect
-
May
-
_, "Repeater design to reduce delay and power in resistive interconnect," IEEE Trans. Circuits Syst. II: Analog Digit. Signal Process., vol. 45, no. 5, pp. 607-616, May 1998.
-
(1998)
IEEE Trans. Circuits Syst. II: Analog Digit. Signal Process.
, vol.45
, Issue.5
, pp. 607-616
-
-
-
10
-
-
0025594311
-
Buffer placement in distributed RC-tree networks for minimal elmore delay
-
L. V. Ginneken, "Buffer placement in distributed RC-tree networks for minimal elmore delay," in Proc. IEEE Int. Symp. Circuits Syst., 1990, pp. 865-868.
-
(1990)
Proc. IEEE Int. Symp. Circuits Syst.
, pp. 865-868
-
-
Ginneken, L.V.1
-
11
-
-
0029516536
-
Optimal wire sizing and buffer insertion for low power and a generalized delay model
-
J. Lillis, C. K. Cheng, and T. T. Y. Lin, "Optimal wire sizing and buffer insertion for low power and a generalized delay model," in Proc. IEEE Int. Conf. Comput.-Aided Des., 1995, pp. 138-143.
-
(1995)
Proc. IEEE Int. Conf. Comput.-aided Des.
, pp. 138-143
-
-
Lillis, J.1
Cheng, C.K.2
Lin, T.T.Y.3
-
12
-
-
0030697661
-
Wire segmenting for improved buffer insertion
-
C. J. Alpert and A. Devgan, "Wire segmenting for improved buffer insertion," in Proc. Des. Autom. Conf., 1997, pp. 588-593.
-
(1997)
Proc. Des. Autom. Conf.
, pp. 588-593
-
-
Alpert, C.J.1
Devgan, A.2
-
13
-
-
0031619501
-
Buffer insertion for noise and delay optimization
-
C. J. Alpert, A. Devgan, and S. T. Quay, "Buffer insertion for noise and delay optimization," in Proc. 34th ACM/IEEE DAC, 1999, pp. 362-367.
-
(1999)
Proc. 34th ACM/IEEE DAC
, pp. 362-367
-
-
Alpert, C.J.1
Devgan, A.2
Quay, S.T.3
-
14
-
-
23044525393
-
Closed form solution to simultaneous buffer insertion/sizing and wire sizing
-
Jul.
-
C. Chu and D. F. Wong, "Closed form solution to simultaneous buffer insertion/sizing and wire sizing," ACM Trans. Design Autom. Electron. Syst., vol. 6, no. 3, pp. 343-371, Jul. 2001.
-
(2001)
ACM Trans. Design Autom. Electron. Syst.
, vol.6
, Issue.3
, pp. 343-371
-
-
Chu, C.1
Wong, D.F.2
-
15
-
-
0025953236
-
Optimum buffer circuits for driving long uniform lines
-
Jan.
-
S. Dhar and M. A. Franklin, "Optimum buffer circuits for driving long uniform lines," IEEE J. Solid-State Circuits, vol. 26, pp. 32-40, Jan. 1991.
-
(1991)
IEEE J. Solid-state Circuits
, vol.26
, pp. 32-40
-
-
Dhar, S.1
Franklin, M.A.2
-
17
-
-
0034592342
-
Gigascale integration (GSI) interconnect limits and n-tier multilevel interconnect architectural solutions
-
J. A. Davis, R. Venkatesan, K. A. Bowman, and J. D. Meindl, "Gigascale integration (GSI) interconnect limits and n-tier multilevel interconnect architectural solutions," in Proc. Int. Workshop Syst. Level Intercon. Prediction, 2000, pp. 147-148.
-
(2000)
Proc. Int. Workshop Syst. Level Intercon. Prediction
, pp. 147-148
-
-
Davis, J.A.1
Venkatesan, R.2
Bowman, K.A.3
Meindl, J.D.4
-
18
-
-
0025502603
-
Second-generation RISC floating point with multiply-add fused
-
Oct.
-
E. Hokenek, R. K. Montoye, and P. W. Cook, "Second-generation RISC floating point with multiply-add fused," IEEE J. Solid-State Circuits, vol. 25, pp. 1207-1213, Oct. 1990.
-
(1990)
IEEE J. Solid-state Circuits
, vol.25
, pp. 1207-1213
-
-
Hokenek, E.1
Montoye, R.K.2
Cook, P.W.3
-
20
-
-
0000090413
-
An interconnect-centric design flow for nanometer technologies
-
Apr.
-
J. Cong, "An interconnect-centric design flow for nanometer technologies," Proc. IEEE, vol. 89, no. 4, pp. 505-528, Apr. 2001.
-
(2001)
Proc. IEEE
, vol.89
, Issue.4
, pp. 505-528
-
-
Cong, J.1
|