Low-power repeaters driving RC and RLC interconnects with delay and bandwidth constraints

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 14, Issue 2, 2006, Pages 161-172

  Chen, Guoqing ^b   Friedman, Eby G ^a,b  

^a IEEE   (United States)

^b University of Rochester   (United States)

Author keywords

Bandwidth; Delay; Interconnect; Low power; RC; Repeater; RLC

Indexed keywords

DELAY; INTERCONNECT; LOW POWER; RC; REPEATER; RLC;

BANDWIDTH; ELECTRIC POWER SYSTEM INTERCONNECTION; INDUCTANCE; INTERCONNECTION NETWORKS;

TELECOMMUNICATION REPEATERS;

EID: 33645014476     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2005.863750     Document Type: Article

References (26)

1. H. B. Bakoglu and J. D. Meindl, "Optimal interconnection circuits for VLSI," IEEE Trans. Electron Devices, vol. ED-32, no. 5, pp. 903-909, May 1985.
2. Y. I. Ismail and E. G. Friedman, "Effects of inductance on the propagation delay and repeater insertion in VLSI circuits," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 8, no. 2, pp. 195-206, Apr. 2000.
3. P. Kapur, G. Chandra, and K. C. Saraswat, "Power estimation in global interconnects and its reduction using a novel repeater optimization methodology," in Proc. ACM/IEEE Des. Autom. Conf., Jun. 2002, pp. 461-466.
4. V. Adler and E. G. Friedman, "Repeater design to reduce delay and power in resistive interconnect," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 45, no. 5, pp. 607-616, May 1998.
5. A. Nalamalpu and W. Burleson, "A practical approach to DSM repeater insertion: Satisfying delay constraints while minimizing area and power," in Proc. IEEE ASIC/SOC Conf., Sep. 2001, pp. 152-156.
6. A. Nalamalpu, S. Srinivasan, and W. P. Burleson, "Boosters for driving long onchip interconnects - Design issues, interconnect synthesis, and comparison with repeaters," IEEE Trans. Comput.-Aided Des., vol. 21, no. 1, pp. 50-62, Jan. 2002.
7. Y. Ismail, E. G. Friedman, and J. L. Neves, "Exploiting the on-chip inductance in high-speed clock distribution networks," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 9, no. 12, pp. 963-973, Dec. 2001.
8. The International Technology Roadmap for Semiconductors, 2003.
9. K. Banerjee and A. Mehrotra, "A power-optimal repeater insertion methodology for global interconnects in nanometer designs," IEEE Trans. Electron Devices, vol. 49, no. 11, pp. 2001-2007, Nov. 2002.
10. G. Chen and E. G. Friedman, "Low power repeaters driving RC interconnect with delay and bandwidth constraints," in Proc. IEEE Int. SOC Conf., Sep. 2004, pp. 335-339.
11. _, "Low power repeaters driving RLC interconnect with delay and bandwidth constraints," in Proc. IEEE Int. Symp. Circuits Syst., May 2005, pp. 596-599.
12. Berkeley Predictive Technology Model [Online]. Available: http://www-device.eecs.berkeley.edu/~ptm
13. Y. Cao et al., "New paradigm of predictive MOSFET and interconnect modeling for early circuit design," in Proc. IEEE Custom Integr. Circuits Conf., May 2000, pp. 201-204.
14. T. Sakurai and A. R. Newton, "Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas," IEEE J. Solid-State Circuits, vol. 25, no. 2, pp. 584-594, Apr. 1990.
15. T. Sakurai, "Closed-form expressions for interconnection delay, coupling, and crosstalk in VLSI's," IEEE Trans. Electron Devices, vol. 40, no. 1, pp. 118-124, Jan. 1993.
16. S. O. Nakagawa et al., "On-chip crosstalk noise model for deep-submicrometer ULSI interconnect," Hewlett-Packard J., pp. 39-15, Aug. 1998.
17. H. J. M. Veendrick, "Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits," IEEE J. Solid-State Circuits, vol. SC-19, no. 4, pp. 468-473, Aug. 1984.
18. K. Nose and T. Sakurai, "Analysis and future trend of short-circuit power," IEEE Trans. Comput.-Aided Des., vol. 19, no. 9, pp. 1023-1030, Sep. 2000.
19. P. R. O'Brien and T. L. Savarino, "Modeling the driving-point characteristic of resistive interconnect for accurate delay estimation," in Proc. IEEE/ACM Int. Conf. Comput.-Aided Des., Apr. 1989, pp. 512-515.
20. J. Qian, S. Pullela, and L. Pillage, "Modeling the effective capacitance for the AC interconnect of CMOS gates," IEEE Trans. Comput.-Aided Des., vol. 13, no. 12, pp. 1526-1535, Dec. 1994.
21. A. Ferré and J. Figueras, "Leakage power bounds in CMOS digital technologies," IEEE Trans. Comput.-Aided Des., vol. 21, no. 6, pp. 731-738, Jun. 2002.
22. N. H. Mahmoud and Y. I. Ismail, "Accurate rise time and overshoots estimation in RLC interconnects," in Proc. IEEE Int. Symp. Circuits Syst., May 2003, pp. 477-480.
23. M. Kamon, M. J. Tsuk, and J. White, "FastHenry: A multipole accelerated 3-D inductance extraction program," IEEE Trans. Microw. Theory Tech., vol. 42, no. 9, pp. 1750-1758, Sep. 1994.
24. M. A. El-Moursy and E. G. Friedman, "Shielding effect of on-chip interconnect inductance," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 13, no. 3, pp. 396-400, Mar. 2005.
25. X. Yang et al. "Hurwitz stable reduced order modeling for RLC interconnect trees," in Proc. IEEE/ACM Int. Conf. Comput.-Aided Des., Nov. 2000, pp. 222-228.
26. Language Multiplier [Online]. Available: http://mathworld.wolfram.com/ LagrangeMultiplier.html