Generation of design guarantees for interconnect matching

International Workshop on System Level Interconnect Prediction, SLIP

Volumn 2006, Issue , 2006, Pages 29-34

  Kahng, Andrew B ^a   Topaloglu, Rasit Onur ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Design guarantee generation; DFM; Interconnect matching

Indexed keywords

COMPUTER SIMULATION; FEATURE EXTRACTION; MATHEMATICAL MODELS; MONTE CARLO METHODS; OPTIMIZATION; PARAMETER ESTIMATION; PATTERN MATCHING;

DESIGN GUARANTEE GENERATION; DFM; EDGE MATCHING; INTERCONNECT MATCHING;

INTERCONNECTION NETWORKS;

EID: 33750923113     PISSN: None     EISSN: 15445631     Source Type: Conference Proceeding    
DOI: 10.1145/1117278.1117285     Document Type: Conference Paper

References (12)

1. M. R. Becer et al., "Pessimism reduction in crosstalk noise aware sta," in Proceedings of ICCAD 2005, 2005, p. Section 10C.4.
2. M. Mondal and Y. Massoud, "Reducing pessimism in rlc delay estimation using an accurate analytical frequency dependent model for inductance," in Proceedings of ICCAD 2005, 2005, p. Section 8A.3.
3. J. Pelgrom, C. Duinmaijer, and P. Welbers, "Matching properties of mos transistors," IEEE J. Solid-State Circuits, vol. 24, no, 5, pp. 1433-1439, Oct. 1989.
4. P. G. Drennan and C. C. McAndrew, "Understanding mosfet mismatch for analog design," IEEE J. Solid-State Circuits, vol. 38, no. 3, pp. 450-456, Mar. 2003.
5. J. Wang, P. Ghanta, and S. Vrudhula, "Stochastic analysis of interconnect performance in the presence of process variations," in IEEE/ACM International Conference on Computer Aided Design, 2004, pp. 880-886.
6. O. Nakagawa, S.-Y. Oh, and G. Ray, "Modeling of pattern-dependent on-chip interconnect geometry variation for deep-submicron process and design technology," in Technical Digest of International Electron Devices Meeting, 1997, pp. 137-140.
7. N. Shigyo, "Tradeoff between interconnect capacitance and re delay variations induced by process fluctuations," IEEE Transactions on Electron Devices, vol. 47, no. 9, pp. 1740-1744, Sept, 2000.
8. A. Labun, "Rapid method to account for process variation in full-chip capacitance extraction," IEEE Journal of CAD, vol. 23, no. 12, pp. 1677-1683, Dec. 2004,
9. Z. Lin, C. Spanos, L. Milor, and Y. Lin, "Circuit sensitivity to interconnect variation," IEEE Trans. Semiconduct. Manufact., vol. 11, no. 4, pp. 557-568, Nov. 1998.
10. N. Nagaraj, P. Balsara, and C. Cantrell, "Crosstalk noise verification in digital designs with interconnect process variations," in Fourteenth International Conference on VLSI Design, 2001, pp. 365-370.
11. V. Mehrotra and D. Boning, "Technology scaling impact of variation on clock skew and interconnect delay," in Proceedings of the IEEE 2001 International Interconnect Technology Conference, 2001, pp. 122-124.
12. V. Venkatraman and W. Burleson, "Impact of process variations on multi-level signaling for on-chip interconnects," in 18th International Conference on VLSI Design, 2005, pp. 362-367.