Electrical interconnects revitalized

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 10, Issue 6, 2002, Pages 777-788

  Svensson, Christer ^a  

^a LINKÖPING UNIVERSITY   (Sweden)

Author keywords

Chip wires; Circuit board wires; Data rate; Delay; Electrical interconnects; Optical interconnects; Power consumption

Indexed keywords

ELECTRIC WIRE; ENERGY UTILIZATION; INDUCTANCE; MATHEMATICAL MODELS; SKIN EFFECT;

ELECTRICAL INTERCONNECTS;

INTERCONNECTION NETWORKS;

EID: 0036999780     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2002.801624     Document Type: Article

References (39)

1. H. Bakoglu, Circuits, Interconnections, and Packaging for VLSI. Reading, MA: Addison-Wesley, 1990.
2. A. D. Deutsch, "Electrical characteristics of interconnections for high-performance systems," Proc. IEEE, vol. 86, pp. 315-355, Feb. 1998.
3. W. J. Dally and J. W. Poulton, Digital Systems Engineering. Cambridge, U.K.: Cambridge Univ. Press, 1998.
4. A. Deutsch et al., "On-chip wiring design challanges for gigahertz operation," Proc. IEEE, vol. 89, pp. 529-555, Apr. 2001.
5. D. Sylvester and K. Keutzer, "Getting to the bottom of deep submicron," in IEEE/ACM Int. Conf. Computer Aided Design 1998, Dig. Tech. Papers, Nov. 1998, pp. 203-211.
6. D. A. B. Miller and H. M. Özatkas, "Limit to the bit-rate capacity of electrical interconnects from the aspect ratio of system architecture," J. Paralell Distrib. Comput., vol. 41, pp. 45-52, 1997.
7. D. A. B. Miller, "Rationale and challenges for optical interconnects to electronic chips," Proc. IEEE, vol. 88, pp. 728-749, June 2000.
8. R. Landauer, "Need for critical assessment," IEEE Trans. Electron Devices, vol. 43, pp. 1637-1639, Oct. 1996.
9. C. Svensson and M. Afghahi, "On RC line delays and scaling in VLSI systems," Electron. Lett., vol. 24, pp. 562-563, 1988.
10. Y. I. Ismail, E. G. Friedman, and J. L. Neves, "Exploiting on-chip inductance in high speed clock distribution networks," in 2000 IEEE Workshop Signal Processing Systems, 2000, pp. 643-652.
11. C. Svensson, "Optimum voltage swing on on-chip and off-chip interconnects," IEEE J. Solid-State Circuits, vol. 36, pp. 1108-1112, July 2001.
12. A. Deutsch, "Frequency-dependent losses on high-performance interconnections," IEEE Trans. Electromagn. Compat., vol. 43, pp. 446-464, Nov. 2001.
13. A. Deutsch et al., "High-speed signal propagation on lossy transmission lines," IBM J. Res. Dev., vol. 34, pp. 601-615, July 1990.
14. C. W. Ho, D. A. Chance, C. H. Bajorek, and R. E. Acosta, "The thin film module as a high performance semiconductor package," IBM J. Res. Dev., vol. 26, pp. 286-296, May 1982.
15. J. A. Davis and J. D. Meindl, "Compact distributed RLC interconnect models-Part I: Single line transient, time delay, and overshoot expressions," IEEE Trans. Electron Devices, vol. 47, pp. 2068-2077, Nov. 2000.
16. _, "Compact distributed RLC interconnect models Part II: Coupled line transient expressions and peak crosstalk in multilevel networks," IEEE Trans. Electron Devices, vol. 47, pp. 2078-2087, Nov. 2000.
17. M.-J. Lee, W. J. Dally, and P. Chiang, "Low-power area-efficient high-speed I/O circuit techniques," IEEE J. Solid-State Circuits, vol. 35, pp. 1591-1599, Nov. 2000.
18. G. Dermer and C. Svensson, "Time domain modeling of lossy interconnects," in 2nd IMAPS Advanced Technology Workshop: Future Digital Interconnects Over 1,000 MHz, Austin, Tx, Jan. 17-18, 2000.
19. C. Svensson and G. Dermer, "Time domain modeling of lossy interconnects," IEEE Trans. Adv. Packag., vol. 24, pp. 191-196, May 2001.
20. K. Somyanath, S. Borkar, C. Zhou, and B. A. Bloechel, "Accurate on-chip interconnect evaluation: A time-domain technique," IEEE J. Solid-State Circuits, vol. 34, pp. 623-631, May 1999.
21. J. Zhang, M. K. Jackson, J. R. Long, and S. Sadr, "Millimeter-wave characteristics of SiGe heterojunction bipolar transistors and monolithic interconnects in silicon technologies," in 2001 IEEE Int. Solid State Circuits Conf., Dig. Tech. Papers, Feb. 2001, pp. 274-275.
22. E. Berglind, L. Thylen, B. Jaskorzynska, and C. Svensson, "A comparison of dissipated power and signal-to-noise ratios in electrical and optical interconnects," J. Lightwave Technol., vol. 17, pp. 68-73, Jan. 1999.
23. J.-S. Sohn, J.-C. Lee, H.-J. Park, and S.-I. Cho, "Empirical equations on electrical parameters of coupled microstrip lines for crosstalk estimation in printed circuit board," IEEE Trans. Adv. Packag., vol. 24, pp. 521-527, Nov. 2001.
24. T. Sakuri, "Closed form expressions for interconnection delay, coupling, and crosstalk in VLSI's," IEEE Trans. Electron Devices, vol. 40, pp. 118-124, Jan. 1993.
25. (2000) International Technology Roadmap for Semiconductors. [Online]. Available: http://public.itrs.net/Files/2000UpdateFinal/2kUd-Final.cfm
26. S. N. Towle, H. Braunisch, C. Hu, R. D. Emery, and G. J. Vandentop, "Bumpless build-up layer packaging," in ASME Int. Mechanical Engineering Congr. Exposition, New York, Nov. 11-16, 2001, www.intel.com/research/silicon/BBULASME1101paper.pdf.
27. O. Kibar, D. A. Van Blerkom, C. Fan, and S. C. Esener, "Power minimization and technology comparisons for digital free-space optoelectronic interconnections," J. Lightwave Technol., vol. 17, pp. 546-555, Apr. 1999.
28. M. Hedberg and T. Haulin, "I/O family with 200 mV to 500 mV supply voltage," in 1997 IEEE Int. Solid-State Circuit Conf., Dig. Tech. Papers, Feb. 1997, pp. 340-341.
29. D. A. B. Miller, "Optics for low-energy communication inside digital processors: Quantum detectors, sources, and modulators as efficient impedance converters," Opt. Lett., vol. 14, pp. 146-148, 1989.
30. M. Yoneyama, K. Takahata, T. Taiichi, and Y. Akazawa, "Analysis and application of a novel model for estimating power dissipation of optical interconnections as a function of transmission bit error rate," J. Lightwave Technol., vol. 14, pp. 13-22, Jan. 1996.
31. B. J. Benschneider et al., "A 1 GHz alpha microprocessor," in 2000 IEEE Solid-State Circuits Conf., Dig. Tech. Papers, Feb. 2000, pp. 86-87.
32. D. Liu and C. Svensson, "Power consumption estimation in CMOS VLSI chips," IEEE J. Solid-State Circuits, vol. 29, pp. 663-670, June 1994.
33. P. J. Restle et al., "A clock distribution network for microprocessors," in 2000 Symp. VLSI Circuits. Dig. Tech. Papers, 2000, pp. 184-187.
34. R. T. Chen et al., "Fully embedded board-level guided-wave optoelectronic interconnects," Proc. IEEE, vol. 88, pp. 780-793, June 2000.
35. M. Mizuno, K. Anjo, Y. Sumi, H. Wakabayashi, T. Mogami, T. Horiuchi, and M. Yamashina, "On-chip multi-GHz clocking with transmission lines," in 2000 IEEE Solid-State Circuits Conf. Dig. Technical Papers, Feb. 2000, pp. 366-367.
36. W. Ryu, J. Lee, H. Kim, S. Ahn, N. Kim, B. Choi, D. Kam, and J. Kim, "RF interconnect for multi-gbit/s board-level clock distributions," IEEE Trans. Adv. Packag., vol. 23, pp. 398-407, Aug. 2000.
37. M. Mizuno, K. Anjo, Y. Sumi, M. Fukaishi, H. Wakabayashi, T. Mogami, T. Horiuchi, and M. Yamashina, "Clock distribution networks with on-chip transmission lines," in Proc. 2000 Int. Interconnect Conf., 2000, pp. 3-5.
38. M. Afghahi and C. Svensson, "A scalable VLSI synchronous system," in IEEE Symp. Circuits Systems, June 1988, pp. 471-474.
39. T. R. Arabi, A. T. Murphy, T. K. Sarkar, R. F. Harrington, and A. R. Djordjevic, "On the modeling of conductor and substrate losses in multiconductor, multidielectric transmission line systems," IEEE Trans. Microwave Theory Tech., vol. 39, pp. 1090-1237, July 1991.