The certainty of uncertainty: Randomness in nanometer design

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 3254, Issue , 2004, Pages 36-47

  Chang, Hongliang ^a   Qian, Haifeng ^b   Sapatnekar, Sachin S ^b  

^a UNIVERSITY OF MINNESOTA   (United States)

^b University of Minnesota   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ARTIFICIAL INTELLIGENCE; COMPUTER SCIENCE; COMPUTERS;

DOMINANT FACTOR; LARGE-SCALE PROBLEM; NANOMETER DESIGN; NANOMETER TECHNOLOGY; UNCERTAINTY AND VARIABILITY;

RANDOM PROCESSES;

EID: 35048884778     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-30205-6_6     Document Type: Article

References (21)

1. A. Agarwal, D. Blaauw, V. Zolotov, and S. Vrudhula. Computation and refinement of statistical bounds on circuit delay. In Proceedings of the ACM/IEEE Design Automation Conference, pages 348-353, June 2003.
2. A. Agarwal, D. Blaauw, V. Zolotov, and S. Vrudhula. Statistical timing analysis using bounds. In Proceedings of Design and Test in Europe, pages 62-67, February 2003.
3. A. Agarwal, V. Zolotov, and D. T. Blaauw. Statistical timing analysis using bounds and selective enumeration. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 22(9):1243-1260, September 2003.
4. M. Berkelaar. Statistical delay calculation, a linear time method. In Proceedings of ACM/IEEE International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems (TAU), pages 15-24, December 1997.
5. R. Burch, F. Najm, P. Yang, and T. N. Trick. A Monte Carlo approach for power estimation. IEEE Transactions on VLSI Systems, 1(1):63-71, March 1993.
6. H. Chang and S. S. Sapatnekar. Statistical timing analysis considering spatial correlations using a single PERT-like traversal. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, pages 621-625, November 2003.
7. G. Chen and S. S. Sapatnekar. Partition-driven standard cell thermal placement. In Proceedings of the ACM International Symposium on Physical Design, pages 75-80, 2003.
8. Y. Cheng and S. M. Kang. A temperature-aware simulation environment for reliable ULSI chip design. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 19(10):1211-1220, October 2000.
9. Y. L. Le Coz and R. B. Iverson. A stochastic algorithm for high-speed capacitance extraction in integrated circuits. Solid-State Electronics, 35:1005-1012, 1992.
10. B. Goplen and S. S. Sapatnekar. Efficient thermal placement of standard cells in 3D IC's using a force directed approach. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, pages 86-89, 2003.
11. E. Jacobs and M. R. C. M. Berkelaar. Gate sizing using a statistical delay model. In Proceedings of Design and Test in Europe, pages 283-290, 2000.
12. J. Lou, S. Thakur, S. Krishnamoorthy, and H. S. Sheng. Estimating routing congestion using probabilistic analysis. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 21(1):32-41, January 2002.
13. D. F. Morrison. Multivariate Statistical Methods. McGraw-Hill, New York, NY, 1976.
14. R. Motwani and P. Raghavan. Randomized algorithms. Cambridge University Press, Cambridge, UK, 1995.
15. M. Orshansky, L. Milor, P. Chen, K. Keutzer, and C. Hu. Impact of spatial intrachip gate length variability on the performance of high-speed digital circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 21(5):544-553, May 2002.
16. H. Qian, S. R. Nassif, and S. S. Sapatnekar. Random walks in a supply network. In Proceedings of the ACM/IEEE Design Automation Conference, pages 93-98, 2003.
17. H. Qian and S. S. Sapatnekar. Hierarchical random-walk algorithms for power grid analysis. In Proceedings of the Asia/South Pacific Design Automation Conference, pages 499-504, 2004.
18. S. S. Sapatnekar and H. Su. Analysis and optimization of power grids. IEEE Design and Test, 20(3):7-15, May-June 2002.
19. S. B. K. Vrudhula, D. Blaauvv, and S. Sirichotiyakul. Estimation of the likelihood of capacitive coupling noise. In Proceedings of the ACM/IEEE Design Automation Conference, pages 653-658, 2002.
20. T.-Y. Wang and C. C.-P. Chen. 3-D thermal-ADI: A linear-time chip level transient thermal simulator. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 21(12):1434-1445, December 2002.
21. J. Westra, C. Bartels, and P. Groeneveld. Probabilistic congestion prediction. In Proceedings of the ACM International Symposium on Physical Design, pages 204209, 2004.