Fast asynchronous shift register for bit-serial communication

Proceedings - International Symposium on Asynchronous Circuits and Systems

Volumn 2006, Issue , 2006, Pages 117-126

  Dobkin, Rostislav ^a   Ginosar, Ran ^a   Kolodny, Avinoam ^a  

^a TECHNION ISRAEL INSTITUTE OF TECHNOLOGY   (Israel)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMMUNICATION CHANNELS (INFORMATION THEORY); COMPUTER SIMULATION; PHASE TRANSITIONS; SIGNAL ENCODING; TELECOMMUNICATION LINKS;

ASYNCHRONOUS SHIFT REGISTER; GATE DELAY; ON-CHIP COMMUNICATION LINK; TRANSITION LATCHES;

SHIFT REGISTERS;

EID: 33749632405     PISSN: 26431394     EISSN: 26431483     Source Type: Conference Proceeding    
DOI: 10.1109/ASYNC.2006.17     Document Type: Conference Paper

References (31)

1. J. Teifel, R. Manohar, "A High-Speed Clockless Serial Link Transceiver," Proc. ASYNC, pp. 151-161, 2003.
2. W. Bainbridge, S. Furber, "Delay Insensitive System-on-Chip Interconnect using 1-of-4 encoding", Proc. ASYNC, pp. 118-126, 2001.
3. R. Ho, J. Gainsley, R. Drost, "Long Wires and Asynchronous Control," Proc. ASYNC, pp. 240-249, 2004.
4. R.O. Ozdag, P.A. Beerel, "High-Speed QDI Asynchronous Pipelines," Proc. ASYNC, pp. 13-22, 2002.
5. M. Ferreti, P.A. Bereel, "Single-Track, Asynchronous Pipeline Templates Using 1-of-N Encoding," Conf. of Design Automation and Test in Europe, pp.1008-1015, 2002.
6. C.E. Molnar, I.E. Sutherland et al. "Two FIFO Ring Performance Experiments," Proceedings of the IEEE, pp. 297-307, 1999.
7. I.E. Sutherland, S.M. Fairbanks, "GasP: A Minimal FIFO Control," Proc. ASYNC, pp. 46-53, 2001.
8. J. Ebergen, "Squaring the FIFO in GasP," Proc. ASYNC, pp. 194-205, 2001.
9. J. Ebergen, J. Gainsley, J. Lexau, I.E. Sutherland, "GasP Control for Domino Circuits," Proc. ASYNC, pp. 12-22, 2005.
10. B.D. Winters, M.R. Greenstreet, "A Negative-Overhead, Self-Timed Pipeline," Proc. ASYNC, pp. 37-46, 2002.
11. S. Yang, B.D. Winters, M.R. Greenstreet, "Energy Efficient Surfing," ASYNC, pp. 2-11, 2005.
12. G. Lakshminarayanan, B. Venkataramani, "Optimization Techniques for FPGA-Based Wave-Pipelined DSP Blocks," IEEE TVLSI Systems, 13(7), 2005.
13. S.J. Lee, K. Kim, H. Kim, N. Cho, H.J. Yoo, "Adaptive Network-on-Chip with Wave-front Train Serialization Scheme," Proc. VLSI Circuits, pp. 104-107, 2005.
14. N. Saadallah, X. Kong, R. Negulescu, "High-Speed Reduced Stuck Dual Lock Circuits," Proc. ASYNC, pp. 219-228, 2004.
15. S. Fairbanks, S. Moore, "Analog Micropipeline Rings for High Precision Timing," ASYNC, p. 41-50, 2004.
16. T.W. Kwan, M. Shams, "Design of High-Performance Power-aware Asynchronous Pipelined Circuits in MOS Current Mode Logic," Proc. ASYNC, pp. 23-32, 2005.
17. W.P. Burleson, M. Ciesielski, F. Klass, W. Liu, "Wave-Pipelining: A Tutorial and Research Survey," IEEE TVLSI, 6(3), 1998.
18. International Technology Roadmap for Semiconductors (ITRS), 2003.
19. C. Svensson, J. Yuan, "High Speed CMOS Chip to Chip Communication Circuit," Proc. of ISCAS, pp. 2228-2231, 1991.
20. S. Sidiropoulos, "High Performance Inter-Chip Signaling," Tech. Rep. CSL-TR-98-760, Stanford Univ., 1998.
21. C.K.K. Yang, "Design of High-Speed Serial Links in CMOS", PhD Thesis, Stanford University, 1998.
22. W.F. Ellersick, "Data Converters for High Speed CMOS Links," PhD Thesis, Stanford Univ., 2001.
23. H.O. Johansson, J. Yuan, C. Svensson, "A 4 Gsamples/s Line-Receiver in 0.8 um CMOS," Proc. of Int. Symp. VLSI Circuits, pp. 116-117, 1996.
24. J. Xu, W. Wolf, "A Wave-Pipelined On-chip Interconnect Structure for Networks-on-Chips," Proc. of High Performance Interconnects Symposium, pp. 10-14, 2003.
25. J. Xu, W. Wolf, "Wave Pipelining for Application-specific Networks-on-Chip," International Conference on Compilers, Architecture, and Synthesis for Embedded System, Grenoble, pp. 10-14, 2003.
26. R. Dobkin, R. Ginosar, C.P. Sotiriou, "Data Synchronization Issues in GALS SoCs," Proc. ASYNC, pp. 170-179, 2004.
27. M.T. Dean, T. Williams et al. "Efficient Self-Timing with Level-Encoded 2-Phase Dual-Rail (LEDR)," Proc. ARVLSI, pp. 55-70, 1991.
28. D.H. Linder and J.C. Harden, "Phased Logic: Supporting the Synchronous Design Paradigm with Delay-Insensitive Circuitry," IEEE Trans. Computers 45(9), pp. 1031-1044, 1996.
29. F. Worm, P. Ienne, P. Thiran, "Soft Self-Synchronizing Codes for Self-Calibrating Communication," Proc. ICCAD, pp. 440-447, 2004.
30. M.J.E. Lee, "An Efficient I/O and Clock Recovery for TERABIT Integrated Circuits Design," PhD Thesis, Stanford Univ., 2001.
31. I.E. Sutherland, "Inverse XOR and XNOR Circuits," US Patent 5,861,762, 1999.