Computation and communication refinement for multiprocessor SoC design: A system-level perspective

ACM Transactions on Design Automation of Electronic Systems

Volumn 11, Issue 3, 2006, Pages 564-592

  Marculescu, Radu ^a,b   Ogras, Umit Y ^a,b   Zamora, Nicholas H ^a,b  

^a CARNEGIE MELLON UNIVERSITY   (United States)

^b CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

Communication; Embedded systems; Energy optimization; Markov chains; Networks on chip; Performance analysis; Prototype; Systems on chip; Traffic

Indexed keywords

EID: 33748437678     PISSN: 10844309     EISSN: 10844309     Source Type: Journal    
DOI: 10.1145/1142980.1142983     Document Type: Article

References (80)

1. ADRIAHANTENAINA, A. AND GREINER, A. 2003. Micro-network for SoC: Implementation of a 32-Port SPIN network. In Proceedings of the Design Automation and Test in Europe Conference.
2. ASCIA, G., CATANIA, V., AND PALESI, M. 2004. Multi-objective mapping for mesh-based NoC architectures. In Proceedings of the International Conference on Hardware / Software Codesign and System Synthesis.
3. BAILEY, N. 1975. The Mathematical Theory of Infectious Diseases, 2nd ed. Charles Griffin, London.
4. BALARIN, F., WATANABE, Y., HSIEH, H., LAVAGNO, L., PASSERONE, C., AND SANGIOVANNI-VINCENTELLI, A. 2003. Metropolis: An integrated electronic system design environment. IEEE Computer 36, 4, 45-52.
5. BARTIC, T. A., MIGNOLET, J.-Y., NOLLET, V., MARESCAUX, T., VERKEST, D., VERNALDE, S., AND LAUWEREINS, R. 2003. Highly scalable network on chip for reconfigurable systems. In Proceedings of the International Symposium on System-on-Chip.
6. BENINI, L. AND DE MICHELI, G. 2002. Networks on chips: A new SoC paradigm. IEEE Comput. 35, 1.
7. BERAN, J. 1994. Statistics for Long-Memory Processes. Chapman & Hall, London.
8. BEHGSTRA, J. A. AND KLOP, J. W. 1985. Algebra of communicating processes with abstraction. Theoretical Comput. Sci. 37, 1.
9. BERTOZZI, D., BENINI, L., AND DE MICHELI, G. 2002. Low power error resilient encoding for on-chip data buses. In Proceedings of the Design Automation and Test in Europe Conference.
10. BEHTSEKAS, D. AND GALLAGEH, R. 1987. Data Networks. Prentice-Hall, Upper Saddle River, N.J.
11. CARLONI, L. P. AND SANGIOVANNI-VINCENTELLI, A. L. 2002. Coping with latency in SoC design. IEEE Micro (Special Issue on System on Chip) 22, 5.
12. CHANDRA, V., XU, A., SCHMIT, H., AND PILEGGI, L. 2004. An interconnect channel design for high performance integrated circuits. In Proceedings of the Design Automation and Test in Europe Conference.
13. CHIU, G.-M. 2000. The odd-even turn model for adaptive routing. IEEE Trans. Parallel Distributed Syst. 11, 7, 729-738.
14. CONSTANTINESCU, C. 2001. Dependability analysis of a fault-tolerant processor. In Proceedings of the Pacific Rim International Symposium on Dependable Computing.
15. CONSTANTINESCU, C. 2002. Impact of deep submicron technology on dependability of VLSI circuits. In Proceedings of the International Conference on Dependable Systems and Networks.
16. DALLY, W. AND TOWLES, B. 2001. Route packets, not wires: On-Chip interconnection networks. In Proceedings of the 38th ACM IEEE Design Automation Canference.
17. DUATO, J., YALAMANCHILI, S., AND NI, L. M. 2002. Interconnection Networks: An Engineering Approach, Morgan Kaufmann, San Fransisco, Calif.
18. DUMITRAS, T. AND MARCULESCU, R. 2003. On-Chip stochastic communication. In Proceedings of the Design Automation and Test in Europe Conference.
19. FERRARI, A. AND SANGIOVANNI-VINCENTELLI, A. 1999. System design: Traditional concepts and new paradigms. In Proceedings of the International Conference on Computer Design.
20. FLYNN, D. 1997. AMBA: Enabling reusable on-chip designs. IEEE Micro 17, 4, 20-27.
21. GEILEN, M. C. W., BASTEN, T., AND STUIJK, S. 2005. Minimising buffer requirements of synchronous dataflow graphs with model checking. In Proceedings of the ACM IEEE Design Automation Conference.
22. GLASS, C. J. AND NI, L. M. 1992. The turn model for adaptive routing. J. ACM 41, 5, 874-902.
23. GOTZ, N., HERZOG, U., AND RETTELBACH, M. 1993. Multiprocessor and distributed system design: The integration of functional specification and performance analysis using stochastic process algebras. In Tutorial Proceedings of the 16th International Symposium on Computer Performance Modelling, Measurement and Evaluation, vol. 729. Lecture Notes in Computer Science, Springer Verlag, New York.
24. HEDETNIEMI, S. M., HEDETNIEMI, S. T., AND LIESTMAN, A. L. 1988. A survey of gossiping and broadcasting in communication networks. Networks 18, 4, 319-359.
25. HEMANI, A., JANTSCH, A., KUMAR, S., POSTULA, A., OBERG, J., MILLBERG, M., AND LINDQVIST, D. 2000. Network on a chip: An architecture for billion transistor era. In Proceedings of the IEEE NorChip Conference.
26. HILLSTONE, J. 1996. A Compositional Approach to Performance Modelling. Cambridge University Press, Cambridge Mass.
27. HORST, R., JEWETT, D., AND LENOWSKI, D. 1993. The risk of data corruption in microprocessor based systems. In Proceedings of the 23rd International Symposium on Fault-Tolerant Computing.
28. HU, J. AND MARCULESCU, R. 2004. DyAD-Smart routing for networks-on-chip. In Proceedings of the Design Automation Conference.
29. HU, J. AND MARCULESCU, R. 2004a. Application-specific buffer space allocation for Networks-on-Chip router design. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design. San Jose, CA.
30. HU, J. AND MARCULESCU, R. 2005a. Communication and task scheduling of application-specific Networks-on-chip. IEE Proceedings Comput. Digital Techniques. 152, 5, 643-651.
31. HU, J. AND MARCULESCU, R. 2005b. Energy- and performance-aware mapping for regular NoC architectures. IEEE Trans. Comput. Aided Des. Integrated Circuits Syst. 24, 4.
32. HU, J., OGRAS, U. Y., AND MARCULESCU, R. System-level buffer allocation for application-specific Networks-on-Chip router design. IEEE Trans Comput. Aided Des. Integrated Circuits Syst. To appear.
33. HUNG, W., ADDO-QUAYE, C., THEOCHARIDES, T., XIE, Y., VIJAKRISHNAN, N., AND IRWIN, M. J. 2004. Thermal-aware IP virtualization and placement for networks-on-chip architecture. In Proceedings of the IEEE Conference on Computer Design.
34. IBM CORECONNECT. 2006. http://www.chips.ibm.com/products/powerpc/cores.
35. JALABERT, A., MURALI, S., BENINI, L., AND DE MICHELI, G. 2004. x pipesCompiler: A tool for instantiating application specific networks on chip. In Proceedings of the Design Automation and Test in Europe Conference.
36. JANTSCH, A. AND TENHUNEN, H. (EDS.). 2003. Networks-on-Chip. Kluwer, Hingham, Mass.
37. KAHN, G. 1974. The semantics of a simple language for parallel programming. In Information Processing, J. L. Rosenfeld, ed. Stockholm, Sweden.
38. KIM, J. AND SHIN, K. G. 1996. Execution time analysis of communicating tasks in distributed systems. IEEE Trans. Comput. 45, 5, 572-579.
39. LEE, E. AND MESSEHSCHMITT, D. 1987. Synchronous dataflow. In Proc. IEEE 75, 9, 1235-1245.
40. LEE, E. AND PARKS, T. M. 1995. Dataflow process networks. Proc. IEEE 83, 5.
41. LEE, H. G., OGRAS, U. Y., MARCULESCU, R., AND CHANG, N. 2006. Design space exploration and prototyping for on-chip multimedia applications. In Proceedings of the Design Automation Conference.
42. LIEVEHSE, P., WOLF, P., VISSERS, K., AND DEPHETTERE, E. 2001. A methodology for architecture exploration of heterogeneous signal processing systems. J. VLSI Signal Processing Syst. Signal, Image Video Technol. 29, 3.
43. LIN, T. AND PILEGGI, L. T. 2002. Throughput-Driven IC communication fabric synthesis. In Proceedings of the International Conference on Computer-Aided Design.
44. MALY, W. 2001. IC design in high-cost nanometer technologies era. In Proceedings of the 38th Conference on Design Automation.
45. MANOLACHE, S., ELES, P., AND PENG, Z. 2005. Fault and Energy aware communication mapping with quaranteed latency for applications implemented on NoC. In Proceedings of the Design Automation Conference.
46. MARCULESCU, R., NANDI, A., LAVAGNO, L., AND SANGIOVANNI-VINCENTELLI, A. 2001. System-Level power/performance analysis of portable multimedia systems communicating over wireless channels. In Proceedings of the IEEE/ACM International Conference on Computer Aided Design.
47. MAXIAGUINE, A., KUENZLI, S., CHAKRABORTY S., AND THIELE, L. 2004. Rate analysis for streaming applications with on-chip buffer constraints. In Proceedings of the Asia and South Pacific Design Automation Conference.
48. MILNER, R. 1989. Communication and Concurrency. Prentice-Hall, Englewood Cliffs, N.J.
49. MISHRA, P. SHRIVASTAVA, A., AND DUTT, N. Architecture description language (ADL-) Driven software toolkit generation for architectural exploration of programmable SOCs. ACM Trans. Design Autom. Elect. Syst. 11, 3, 626-658.
50. MORGENSTEIN, A. 2004. Comparative analysis of serial vs. parallel links in networks on chip. In Proceedings of the International Symposium on Systems on Chip.
51. MURALI, S. AND DE MICHELI, G. 2004a. Bandwidth-Constrained mapping of cores onto NoC architectures. In Proceedings of the Design Automation and Test in Europe Conference.
52. MURALI, S. AND DE MICHELI, G. 2004b. SUNMAP: A tool for automatic topology selection and generation for NoCs. In Proceedings of the Design Automation Conference.
53. NANDI, A. AND MARCULESCU, R. 2001. System-Level power/performance analysis for embedded systems design. In Proceedings of the 38th ACM/IEEE Design Automation Conference.
54. NI, L. M. AND MCKINLEY, P. K. 1993. A survey of wormhole routing techniques in direct networks. IEEE Trans. Comput. 26.
55. NORROS, I. 1994. A storage model with self-similar input. Queueing Syst. 16, 3-4, 387-396.
56. OGRAS, U. Y., HU, J., AND MARCULESCU, R. 2005. Key research problems in NoC design: A holistic perspective. In Proceedings of the 3rd IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthses.
57. OGRAS, U. Y. AND MARCULESCU, R. 2005a. Application-Specific network-on-chip architecture customization via long-range link insertion. In Proceedings of the IEEE I ACM International Conference on Computer-Aided Design.
58. OGRAS, U. Y. AND MARCULESCU, R. 2005b. Energy- and performance-driven NoC communication architecture synthesis using a decomposition approach. In Proceedings of the Design Automation and Test in Europe Conference.
59. OGRAS, U. Y., MARCULESCU, R., LEE, H. G., AND CHANG, N. 2006. Communication architecture optimization: Making the shortest path shorter in regular networks-on-chip. In Proceedings of the Design. Automation and Test in Europe Conference.
60. OGRAS, U. Y. AND MARCULESCU, R. 2006a. It's a small world after all; NoC performance optimization via long link insertion. IEEE Trans. Very Large Scale Integrat. Syst. (Special Section Hardware/Software Codesign and System Synthesis.) 14 (July).
61. OPEN CORE PROTOCOL INTERNATIONAL PARTNERSHIP (OCP-IP). 2006. OCP datasheet. http://www.ocpip.org.
62. PETERSON, J. L. 1981. Petri Net Theory and the Modeling of Systems. Prentice-Hall, Englewood Cliffs, N.J.
63. PINTO, A. AND SANGIOVANNI-VINCENTELLI, A. 2003. Efficient synthesis of networks on chip. In Proceedings of the 21st International Conference on Computer Designe.
64. PINTO, A., BONIVENTO, A., SANGIOVANNI-VINCENTELLI, A. L., PASSERONE, R., AND SGROI, M. 2006. System level design paradigms: Platform-based design and communication synthesis. ACM Trans. Design Autom. Elect. Syst., 11, 3, 537-563.
65. PIRRETTI, M. 2004. Fault tolerant algorithms for network-on-chip interconnect. In Proceedings of the IEEE Computer Society Annual Symposium on VLSI.
66. PLATEAU, B. AND ATIF, K. 1991. Stochastic automata network for modeling parallel systems. IEEE Trans. Softw. Eng. 17, (Oct.).
67. PLATEAU, B. AND FOURNEAU, J. M. 1991. A methodology for solving Markov models of parallel systems. J. Parallel Distrib. Comput. 12, 4, 370-387.
68. Pop, P. and ELES, P. 2006. Analysis and optimization of communication-dominated real-time embedded systems. ACM Trans. Design Autom. Elect. Syst. 11, 3, 593-625.
69. SAASTAMOINEN, I., ALHO, M., AND NURMI, J. 2003. Buffer implementation for proteo network-on-chip. In Proceedings of the International Symposium on Circuits and Systems.
70. SEMICONDUCTOR ASSOCIATION. 2003. The International Technology Roadmap for Semiconductors (ITRS).
71. SHANG, L., PEH, L. S., AND JHA, N. K. 2006. POWERHERD: A distributed scheme for dynamic satisfying peak power constraints in interconnection networks. IEEE Trans. Comput.-Aided Des. Integrated Circuits Syst. 25, 1, 92-110.
72. SRINIVASAN, K., CHATHA, K. S., AND KONJEVOD, G. 2004. Linear programming based techniques for synthesis of network-on-chip architectures. In Proceedings of the IEEE International Conference on Computer Design.
73. SRIRAM, S. AND BHATTACHARYYA, S. S. 2001. Embedded Multiprocessors Scheduling and Synchronization. Marcel Dekker, New York.
74. STEWART, W. 1994. An Introduction to the Numerical Solution of Markov Chains. Princeton University Press, N.J.
75. STEWART, W., ATIF, K., AND PLATEAU, B. 1995. The numerical solution of stochastic automata networks. In European J. Operational Research 86, 503-525.
76. THIVEDI, K. S. 1982. Probability and Statistics with Reliability, Queueing, and Computer Science Applications. Prentice-Hall., Englewood Cliffs, N.J.
77. VARATKAR, G. AND MARCULESCU, R. 2004. On-Chip traffic modeling and synthesis for MPEG-2 video applications. IEEE Trans. VLSI 12, 1, 108-119.
78. YANG, G., SANGIOVANNI-VINCENTELLI, A., WATANABE, Y., AND BALARIN, F. 2004. Separation of concerns: Overhead in modeling and efficient simulation techniques. In Proceedings of the ACM 4th International Conference on Embedded Software.
79. YE, T. T., BENINI, L., AND DE MICHELI, G. 2002. Analysis of power consumption on switch fabrics in network routers. In Proceedings of the Design Automation Conference.
80. YE, T. T. AND DE MICHELI, G. 2003. Physical planning for multiprocessor networks and switch fabrics. In Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures, and Processors.