Xpipescompiler: A tool for instantiating application specific networks on chip

Proceedings - Design, Automation and Test in Europe Conference and Exhibition

Volumn 2, Issue , 2004, Pages 884-889

  Jalabert, Antoine ^a   Murali, Srinivasan ^b   Benini, Luca ^c   De Micheli, Giovanni ^b  

^a DIF   (France)

^b STANFORD UNIVERSITY   (United States)

^c UNIVERSITY OF BOLOGNA   (Italy)

Author keywords

Application specific; Latency insensitive design; Networks on Chips; SystemC; Systems on Chips

Indexed keywords

APPLICATION-SPECIFIC; LATENCY-INSENSITIVE DESIGN; NETWORKS ON CHIPS; SYSTEMC; SYSTEMS ON CHIPS; APPLICATION-SPECIFIC NETWORK; BUILDING BLOCKES; COMMUNICATION INFRASTRUCTURE; COMMUNICATION PATTERN; INDIVIDUAL COMPONENTS; MULTI-PROCESSORS;

DYNAMIC RANDOM ACCESS STORAGE; ELECTRIC NETWORK TOPOLOGY; INTERCONNECTION NETWORKS; PROGRAM PROCESSORS; STATIC RANDOM ACCESS STORAGE; TELECOMMUNICATION NETWORKS; TRANSISTORS; COMMUNICATION; EXHIBITIONS; MICROPROCESSOR CHIPS; TOOLS;

MICROPROCESSOR CHIPS; PROGRAM COMPILERS;

EID: 3042559894     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2004.1268999     Document Type: Conference Paper

References (18)

1. L.Benini, G.D.Micheli, "Networks on Chips: A New SoC Paradigm", IEEE Computers, pp. 70-78, Jan. 2002.
2. A.Jantsch, H.Tenhunen, "Networks on Chip", Kluwer Academic Publishers, 2003.
3. E.Rijpkema et al., "Trade-offs in the design of a router with both guaranteed and best-effort services for networks on chip",DATE 2003, pp. 350-355, Mar 2003.
4. W.Cesario et al., "Component-Based Design Approach for Multi-Core SoCs", DAC 2002, pp.789-794, June, 2002.
5. E.B.Van der Tol, E.G.T.Jaspers,"Mapping of MPEG-4 Decoding on a Flexible Architecture Platform", SPIE 2002, pp. 1-13, Jan, 2002.
6. M.Dallosso et. al, "xpipes: a Latency Insensitive Parameterized Network-on-chip Architecture For Multi-Processor SoCs", pp. 536-539, ICCD 2003.
7. E.G.T.Jaspers, et al.,"Chip-set for Video Display of Multimedia Information", IEEE Trans. on Consumer Electronics, Vol 45, No. 3, pp. 707-716, Aug, 1999.
8. F.Karim et al., "An Interconnect Architecture for Network Systems on Chips", IEEE Micro, Vol.22, No.5, pp.36-45, Sep. 2002.
9. L.P.Carloni, K.L.McMillan, A.L.Sangiovanni-Vincentelli, "Theory of latency-insensitive design", IEEE Trans. on CAD of ICs and Systems, pp.1059-1076, Vol.20, no.9, Sept. 2001.
10. P.Guerrier, A.Greiner,"A generic architecture for on-chip packet switched interconnections", Proc. DATE, pp. 250-256, March 2000.
11. S.Kumar et al., "A network on chip architecture arid design methodology,"ISVLSI 2002, pp.105-112, 2002.
12. S.J.Lee et al.," An 800MHz Star-Connected On-Chip Network for Application to Systems on a Chip", ISSCC 2003, Feb. 2003.
13. J.Hu, R.Marculescu,"Energy-Aware Mapping for Tile-based NOC Architectures Under Performance Constraints", ASP-DAC 2003.
14. H.Yamauchi et al., "A 0.8 W HDTV video processor with simultaneous decoding of two MPEG2 MP@HL streams and capable of 30 frames/s reverse playback", ISSCC, Vol.1, pp. 473-474, Feb. 2002
15. H.Zhang et al., "A 1V Heterogeneous Reconfigurable DSP IC for Wireless Baseband Digital Signal Processing", IEEE Journal of SSC, pp.1697-1704, Vol.35, no.11, Nov. 2000.
16. H.S Wang et al., "Orion: A Power-Performance Simulator for Interconnection Networks", MICRO, Nov. 2002.
17. R. Ho, K. Mai, and M. Horowitz, "The Future of Wires", Proceedings of the IEEE, pp. 490-504, April 2001.
18. http://www.ocpip.org/home OCP specification