Learning with memristive devices: How should we model their behavior?

Proceedings of the 2011 IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2011

Volumn , Issue , 2011, Pages 150-156

  Querlioz, Damien ^a   Dollfus, Philippe ^a   Bichler, Olivier ^b   Gamrat, Christian ^b  

^a UNIVERSITÉ PARIS SACLAY   (France)

^b DIF   (France)

Author keywords

formatting; insert; style; styling

Indexed keywords

BEHAVIORAL MODEL; COMMON MODELS; FORMATTING; HP LABS; INSERT; LEARNING ARCHITECTURES; MICHIGAN; MODEL FIT; NANO-ARCHITECTURE; PULSE REGIMES; STYLE; STYLING;

NANOSTRUCTURED MATERIALS; NANOTECHNOLOGY;

ARCHITECTURE;

EID: 79961194061     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/NANOARCH.2011.5941497     Document Type: Conference Paper

References (37)

1. D.B. Strukov, G.S. Snider, D.R. Stewart, and R.S. Williams, "The missing memristor found," Nature, vol. 453, May. 2008, pp. 80-83.
2. D.B. Strukov and K.K. Likharev, "CMOL FPGA: a reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices," Nanotechnology, vol. 16, 2005, pp. 888-900.
3. J.R. Heath, P.J. Kuekes, G.S. Snider, and R.S. Williams, "A defect-tolerant computer architecture: Opportunities for nanotechnology," Science, vol. 280, 1998, p. 1716-1721.
4. A. DeHon, "Array-based architecture for FET-based, nanoscale electronics" IEEE Trans. Nanotechnol., vol. 2, 2003, pp. 23-32.
5. A. DeHon and K.K. Likharev, "Hybrid CMOS/nanoelectronic digital circuits: devices, architectures, and design automation," Proceedings of the 2005 IEEE/ACM Int. conf. on Computer-aided design, Washington, DC, USA: IEEE Computer Society, 2005, p. 375-382.
6. D.B. Strukov and R.S. Williams, "Four-dimensional address topology for circuits with stacked multilayer crossbar arrays," PNAS, vol. 106, Dec. 2009, pp. 20155-20158.
7. J. Borghetti, Z. Li, J. Straznicky, X. Li, D.A.A. Ohlberg, W. Wu, DR. Stewart, and R.S. Williams, "A hybrid nanomemristor/transistor logic circuit capable of self-programming," PNAS, vol. 106, Feb. 2009, pp. 1699-1703.
8. E. Linn, R. Rosezin, C. Kugeler, and R. Waser, "Complementary resistive switches for passive nanocrossbar memories," Nat. Mater., vol. 9, May. 2010, pp. 403-406.
9. Q. Xia, W. Robinett, M.W. Cumbie, N. Banerjee, T.J. Cardinali, J.J. Yang, W. Wu, X. Li, W.M. Tong, D.B. Strukov, G.S. Snider, G. Medeiros-Ribeiro, and R.S. Williams, "Memristor-CMOS Hybrid Integrated Circuits for Reconfigurable Logic," Nano Lett., vol. 9, Oct. 2009, pp. 3640-3645.
10. J. Borghetti, G.S. Snider, P.J. Kuekes, J.J. Yang, D.R. Stewart, and R.S. Williams, "Memristive' switches enable 'stateful' logic operations via material implication," Nature, vol. 464, Apr. 2010, pp. 873-876.
11. S.H. Jo, T. Chang, I. Ebong, B.B. Bhadviya, P. Mazumder, and W. Lu, "Nanoscale Memristor Device as Synapse in Neuromorphic Systems," Nano Lett., vol. 10, Apr. 2010, pp. 1297-1301.
12. H. Choi, H. Jung, J. Lee, J. Yoon, J. Park, D.-jun Seong, W. Lee, M. Hasan, G.-Y. Jung, and H. Hwang, "An electrically modifiable synapse array of resistive switching memory," Nanotechnol., vol. 20, 2009, p.345201.
13. S. Yu, Y. Wu, and H.-S.P. Wong, "Investigating the switching dynamics and multilevel capability of bipolar metal oxide resistive switching memory,"AppI. Phys. Lett., vol. 98, 2011, p. 103514.
14. W.S. Zhao, G. Agnus, V. Derycke, A. Filoramo, J.-P. Bourgoin, and C. Gamrat, "Nanotube devices based crossbar architecture: toward neuromorphic computing," Nanotechnol., vol. 21, 2010, p. 175202.
15. S.-Y. Liao, J.-M. Retrouvey, G. Agnus, W. Zhao, C. Maneux, S. Fregonese, T. Zimmer, D. Chabi, A. Filoramo, V. Derycke, C. Gamrat, and J.- O. Klein, "Design and Modeling of a Neuro-Inspired Learning Circuit Using Nanotube-Based Memory Devices," IEEE Trans. Circuits Syst. Regul. Pap., in press.
16. F. Alibart, S. Pleutin, D. Guérin, C. Novembre, S. Lenfant, K. Lmimouni, C. Gamrat, and D. Vuillaume, "An Organic Nanoparticle Transistor Behaving as a Biological Spiking Synapse," Adv. Funct. Mater., vol. 20, 2010, pp. 330-337.
17. V. Erokhin, T. Berzina, and M.P. Fontana, "Hybrid electronic device based on polyaniline-polyethyleneoxide junction," J. AppI. Phys., vol. 97, 2005, p.064501.
18. Q. Lai, L. Zhang, Z. Li, W.F. Stickle, R.S. Williams, and Y. Chen, "Ionic/Electronic Hybrid Materials Integrated in a Synaptic Transistor with Signal Processing and Learning Functions," Adv. Mater., vol. 22, 2010, pp. 2448-2453.
19. M. Versace and B. Chandler, "The brain of a new machine," IEEE Spectrum, vol. 47, 2010, pp. 30-37.
20. J.H. Lee and K.K. Likharev, "Defect-tolerant nanoelectronic pattern classifiers," Int. J. Circuit Theory Appl., vol. 35, 2007, pp. 239-264.
21. D. Chabi and J.-O. Klein, "Hight fault tolerance in neural crossbar," Int. Conf. on Design and Technology of Integrated Systems in Nanoscale Era(DTIS,), 2010, pp. 1-6.
22. Y.V. Pershin, S. La Fontaine, and M. Di Ventra, "Memristive model of amoeba learning," Physical Review E, vol. 80, 2009, p. 021926.
23. G.S. Snider, "Spike-timing-dependent learning in memristive nanodevices," Prof of IEEE International Symposium on Nanoscale Architectures 2008 (NANOARC), 2008, pp. 85-92.
24. l.A. Pérez-Carrasco, C. Zamarreño-Ramos, T. Serrano-Gotarredona, and B. Linares-Barranco, "On neuromorphic spiking architectures for asynchronous STDP memristive systems," Proc. of 2010 IEEE Int. Symp. on Circuits and Systems (ISCAS,), 2010, pp. 1659-1662.
25. D. Querlioz, O. Bichler, and C. Gamrat, "A memristor-based spiking neural network immune to device variations," Proc. of IJCNN 2011, in press.
26. H. Markram, J. Lubke, M. Frotscher, and B. Sakmann, "Regulation of Synaptic Efficacy by Coincidence of Postsynaptic APs and EPSPs," Science, vol. 275, Jan. 1997, pp. 213-215.
27. T. Masquelier and S.J. Thorpe, "Unsupervised Learning of Visual Features through Spike Timing Dependent Plasticity," PLoS Comput Biol, vol. 3, Feb. 2007, p. e31.
28. B. Nessler, M. Pfeiffer, and W. Maass, "STDP enables spiking neurons to detect hidden causes of their inputs," Advances in Neural Information Processing Systems (NIPS'09,), p. 1357-1365.
29. L. Chua, "Memristor-The missing circuit element," IEEE Transactions on Circuit Theory, vol. 18, 1971, pp. 507-519.
30. G.S. Snider, "Self-organized computation with unreliable, memristive nanodevices," Nanotechnol., vol. 18, 2007, p. 365202.
31. S.H. Jo, K.-H. Kim, and W. Lu, "Programmable Resistance Switching in Nanoscale Two-Tenninal Devices," Nano Lett., vol. 9, Jan. 2009, pp. 496-500.
32. S.H. Jo and W. Lu, "CMOS Compatible Nanoscale Nonvolatile Resistance Switching Memory," Nano Lett., vol. 8, Feb. 2008, pp. 392-397.
33. M.D. Pickett, D.B. Strukov, J.L. Borghetti, J.J. Yang, G.S. Snider, D.R. Stewart, and R.S. Williams, "Switching dynamics in titanium dioxide memristive devices," J. AppI. Phys., vol. 106, 2009, p. 074508.
34. D.B. Strukov, J.L. Borghetti, and R.S. Williams, "Coupled Ionic and Electronic Transport Model of Thin-Film Semiconductor Memristive Behavior," Small, vol. 5, 2009, pp. 1058-1063.
35. D.B. Stnikov and R.S. Williams, "Exponential ionic drift: fast switching and low volatility of thin-film memristors," AppI. Phys. A, vol. 94, 2008, pp. 515-519.
36. J. Borghetti, D.B. Strukov, M.D. Pickett, J.J. Yang, D.R. Stewart, and R.S. Williams, "Electrical transport and thermometry of electroformed titanium dioxide memristive switches," J. AppI. Phys., vol. 106, 2009,p. 124504.
37. J.G. Simmons, "Generalized Formula for the Electric Tunnel Effect between Similar Electrodes Separated by a Thin Insulating Film," J. AppI. Phys., vol. 34, 1963, p. 1793.