MASTER: A multicore cache energy-saving technique using dynamic cache reconfiguration

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 22, Issue 8, 2014, Pages 1653-1665

  Mittal, Sparsh ^a   Cao, Yanan ^a   Zhang, Zhao ^a  

^a Iowa State University   (United States)

Author keywords

cache leakage energy saving; Cache partitioning; cache reconfiguration; dynamic profiling; green computing; multicore processors.

Indexed keywords

DISTRIBUTED COMPUTER SYSTEMS; ELECTRIC LOAD FORECASTING; ENERGY CONSERVATION; ENERGY UTILIZATION; MULTICORE PROGRAMMING;

CACHE PARTITIONING; CACHE RECONFIGURATIONS; DYNAMIC PROFILING; GREEN COMPUTING; LEAKAGE ENERGIES; MULTI-CORE PROCESSOR;

CACHE MEMORY;

EID: 84905112592     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2013.2278289     Document Type: Article

References (52)

1. S. Borkar and A. Chien, "The future of microprocessors," Commun. ACM, vol. 54, no. 5, p. 67-77, 2011.
2. IBM. (2013). Armonk, NY, USA [Online]. Available: http://www- 03.ibm.com/ systems/power/hardware/
3. N. A. Kurd, S. Bhamidipati, C. Mozak, J. L. Miller, T. M. Wilson, M. Nemani, and M. Chowdhury, "Westmere: A family of 32 nm IA processors," in IEEE ISSCC Dig. Tech. Papers, Feb. 2010, pp. 96-97.
4. (2013) [Online]. Available: http://ark.intel.com/products/55452
5. (2013) [Online]. Available: http://www.amd.com/US/PRODUCTS/SERVER/ PROCESSORS/3000-SERIES-PLATFORM/330%0/Pages/3300-seriesprocessors. aspx#4
6. (2011). International Technology Roadmap for Semiconductors (ITRS) [Online]. Available: http://www.itrs.net/Links/2011ITRS/ 2011Chapters/ 2011ExecSum.pdf
7. S. Borkar, "Design challenges of technology scaling," IEEE Micro, vol. 19, no. 4, pp. 23-29, Jul. 1999.
8. S. Rodriguez and B. Jacob, "Energy/power breakdown of pipelined nanometer caches (90 nm/65 nm/45 nm/32 nm)," in Proc. ISLPED, 2006, pp. 25-30. (Pubitemid 46613753)
9. M. Monchiero, R. Canal, and A. González, "Design space exploration for multicore architectures: A power/performance/thermal view," in Proc. Int. Conf. Supercomput., 2006, pp. 177-186. (Pubitemid 47168504)
10. S. Kaxiras, Z. Hu, and M. Martonosi, "Cache decay: Exploiting generational behavior to reduce cache leakage power," in Proc. ISCA, 2001, pp. 240-251. (Pubitemid 32825409)
11. D. H. Albonesi, "Selective cache ways: On-demand cache resource allocation," in Proc. 32nd MICRO, 1999, pp. 248-259.
12. K. T. Sundararajan, V. Porpodas, T. Jones, N. Topham, and B. Franke, "Cooperative partitioning: Energy-efficient cache partitioning for highperformance CMPs," in Proc. HPCA, 2012, pp. 1-12.
13. A. Bardine, M. Comparetti, P. Foglia, G. Gabrielli, C. A. Prete, and P. Stenström, "Leveraging data promotion for low power D-NUCA caches," in Proc. 11th EUROMICRO Conf. Digit. Syst. Design Archit., Methods Tools, 2008, pp. 307-316.
14. W. Wang, P. Mishra, and S. Ranka, "Dynamic cache reconfiguration and partitioning for energy optimization in real-time multi-core systems," in Proc. DAC, 2011, pp. 948-953.
15. I. Kotera, K. Abe, R. Egawa, H. Takizawa, and H. Kobayashi, "Poweraware dynamic cache partitioning for CMPs," Trans. High-Perform. Embedded Archit. Compilers III, 2011, pp. 135-153.
16. X. Jiang, A. Mishra, L. Zhao, R. Iyer, Z. Fang, S. Srinivasan, S. Makineni, P. Brett, and C. R. Das, "ACCESS: Smart scheduling for asymmetric cache CMPs," in Proc. IEEE 17th Int. Symp. HPCA, Feb. 2011, pp. 527-538.
17. S.-H. Yang, M. D. Powell, B. Falsafi, K. Roy, and T. N. Vijaykumar, "An integrated circuit/architecture approach to reducing leakage in deepsubmicron high-performance I-caches," in Proc. 7th Int. Symp. HPCA, 2001, pp. 147-157. (Pubitemid 32873585)
18. R. Reddy and P. Petrov, "Cache partitioning for energy-efficient and interference-free embedded multitasking," ACM Trans. Embedded Comput. Syst., vol. 9, no. 3, pp. 16:1-16:35, 2010.
19. C. Zhang, F. Vahid, and W. Najjar, "A highly configurable cache architecture for embedded systems," in Proc. 30th Annu. ISCA, Jun. 2003, pp. 136-146.
20. W. Zhang, J. S. Hu, V. Degalahal, M. Kandemir, N. Vijaykrishnan, and M. J. Irwin, "Compiler-directed instruction cache leakage optimization," in Proc. MICRO, 2002, pp. 208-218.
21. M. Powell, S.-H. Yang, B. Falsafi, K. Roy, and T. Vijaykumar, "Gated- Vdd: A circuit technique to reduce leakage in deep-submicron cache memories," in Proc. ISLPED, 2000, pp. 90-95.
22. T. E. Carlson, W. Heirman, and L. Eeckhout, "Sniper: Exploring the level of abstraction for scalable and accurate parallel multi-core simulations," in Proc. Int. Conf. High Perform. Comput., Netw., SC, 2011, pp. 1-12.
23. J. Lin, Q. Lu, X. Ding, Z. Zhang, X. Zhang, and P. Sadayappan, "Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems," in Proc. IEEE 14th Int. Symp. HPCA, Feb. 2008, pp. 367-378.
24. J. Lin, Q. Lu, X. Ding, Z. Zhang, X. Zhang, and P. Sadayappan, "Enabling software management for multicore caches with a lightweight hardware support," in Proc. Int. Conf. High Perform. Comput. Netw., Storage Anal., 2009, pp. 1-12.
25. S. Mittal, Z. Zhang, and Y. Cao, "CASHIER: A cache energy saving technique for QoS systems," in Proc. 26th Int. Conf. VLSI Design, 12th Int. Conf. Embedded Syst., 2013, pp. 43-48.
26. M. K. Qureshi and Y. N. Patt, "Utility-based cache partitioning: A lowoverhead, high-performance, runtime mechanism to partition shared caches," in Proc. MICRO, 2006, pp. 423-432. (Pubitemid 351337015)
27. K. Kedzierski, F. J. Cazorla, R. Gioiosa, A. Buyuktosunoglu, and M. Valero, "Power and performance aware reconfigurable cache for CMPs," in Proc. IFMT, 2010, p. 1.
28. P. Ranganathan, S. Adve, and N. P. Jouppi, "Reconfigurable caches and their application to media processing," in Proc. 27th ISCA, Jun. 2000, pp. 214-224.
29. S. Mittal and Z. Zhang, "EnCache: Improving cache energy efficiency using a software-controlled profiling cache," in Proc. IEEE Int. Conf. Electro/Inf. Technol., May 2012, pp. 1-8.
30. S. Yang, B. Falsafi, M. Powell, and T. Vijaykumar, "Exploiting choice in resizable cache design to optimize deep-submicron processor energydelay," in Proc. 8th Int. Symp. HPCA, Feb. 2002, pp. 151-161.
31. K. Flautner, N. Kim, S. Martin, D. Blaauw, and T. Mudge, "Drowsy caches: Simple techniques for reducing leakage power," in Proc. 29th Annu. ISCA, 2002, pp. 148-157. (Pubitemid 34691858)
32. H. Hanson, M. S. Hrishikesh, V. Agarwal, S. W. Keckler, and D. Burger, "Static energy reduction techniques for microprocessor caches," IEEE Trans. Very Large Scale Integr. (VLSI) Technol., vol. 11, no. 3, pp. 303-313, Jun. 2003.
33. Y. Li, D. Parikh, Y. Zhang, K. Sankaranarayanan, M. Stan, and K. Skadron, "State-preserving vs. non-state-preserving leakage control in caches," in Proc. DATE, vol. 1. 2004, pp. 22-27.
34. J. L. Ayala, M. Lopez-Vallejo, D. Atienza, P. Raghavan, F. Catthoor, and D. Verkest, "Energy-aware compilation and hardware design for VLIW embedded systems," Int. J. Embedded Syst., vol. 3, no. 1, pp. 73-82, 2007.
35. H. Homayoun, A. Veidenbaum, and J. Gaudiot, "Adaptive techniques for leakage power management in L2 cache peripheral circuits," in Proc. IEEE ICCD, Oct. 2008, pp. 563-569.
36. L. Li, I. Kadayif, Y.-F. Tsai, N. Vijaykrishnan, M. Kandemir, M. J. Irwin, and A. Sivasubramaniam, "Leakage energy management in cache hierarchies," in Proc. Int. Conf. PACT, 2002, pp. 131-140.
37. S. Dropsho, A. Buyuktosunoglu, R. Balasubramonian, D. H. Albonesi, S. Dwarkadas, G. Semeraro, G. Magklis, and M. L. Scottt, "Integrating adaptive on-chip storage structures for reduced dynamic power," in Proc. Int. Conf. PACT, 2002, pp. 141-152.
38. A. Udipi, N. Muralimanohar, and R. Balasubramonian, "Non-uniform power access in large caches with low-swing wires," in Proc. Int. Conf. HiPC, 2009, pp. 59-68.
39. D. Sanchez and C. Kozyrakis, "Vantage: Scalable and efficient fine-grain cache partitioning," in Proc. 38th Annu. ISCA, 2011, pp. 57-68.
40. R. Kessler and M. Hill, "Page placement algorithms for large realindexed caches," ACM Trans. Comput. Syst., vol. 10, no. 4, pp. 338-359, 1992.
41. J. Abella, A. González, X. Vera, and M. O'Boyle, "IATAC: A smart predictor to turn-off L2 cache lines," ACM Trans. Archit. Code Optim., vol. 2, no. 1, pp. 55-77, 2005.
42. H. Zhou, M. Toburen, E. Rotenberg, and T. Conte, "Adaptive mode control: A static-power-efficient cache design," ACM Trans. Embedded Comput. Syst., vol. 2, no. 3, pp. 347-372, 2003.
43. T. Puzak, "Cache memory design," Ph.D. dissertation, Dept. Electr. Comput. Eng., Univ. Massachusetts, Amherst, MA, USA, 1985.
44. (2013). CACTI 6.5 [Online]. Available: http://www.hpl.hp.com/research/ cacti/
45. G. E. Suh, L. Rudolph, and S. Devadas, "Dynamic partitioning of shared cache memory," J. Supercomput., vol. 28, no. 1, pp. 7-26, 2004.
46. A. Naveh, "Power and thermal management in the intel core duo processor," Intel Technology Journal, vol. 10, no. 2, pp. 109-122, 2006.
47. H. Al-Zoubi, A. Milenkovic, and M. Milenkovic, "Performance evaluation of cache replacement policies for the SPEC CPU2000 benchmark suite," in Proc. 42nd Annu. Southeast Regional Conf., 2004, pp. 267-272.
48. R. Kumar and G. Hinton, "A family of 45 nm IA processors," in Proc. IEEE ISSCC Dig. Tech. Papers, Feb. 2009, pp. 58-59.
49. D. K. Tam, R. Azimi, L. B. Soares, and M. Stumm, "RapidMRC: Approximating L2 miss rate curves on commodity systems for online optimizations," in Proc. 14th Int. Conf. ASPLOS, 2009, pp. 121-132.
50. X. Ding, D. S. Nikolopoulos, S. Jiang, and X. Zhang, "MESA: Reducing cache conflicts by integrating static and run-time methods," in Proc. IEEE ISPASS, Mar. 2006, pp. 189-198. (Pubitemid 44711123)
51. M. Powell, A. Agrawal, T. Vijaykumar, B. Falsafi, and K. Roy, "Reducing set-associative cache energy via way-prediction and selective directmapping," in Proc. MICRO, 2001, pp. 54-65. (Pubitemid 34086854)
52. H. Zheng, J. Lin, Z. Zhang, and Z. Zhu, "Decoupled DIMM: Building high-bandwidth memory system using low-speed DRAM devices," in Proc. ISCA, 2009, pp. 255-266.