CASHIER: A cache energy saving technique for QoS systems

Proceedings of the IEEE International Conference on VLSI Design

Volumn , Issue , 2013, Pages 43-48

  Mittal, Sparsh ^a   Zhang, Zhao ^a   Cao, Yanan ^a  

^a Iowa State University of Science and Technology   (United States)

Author keywords

Cache leakage energy saving; Last level cache; Low power; Online profiling; QoS systems

Indexed keywords

CRITICAL RESEARCHES; DYNAMIC PROFILING; EXPONENTIAL RATES; LAST-LEVEL CACHES; LASTLEVEL CACHES (LLC); LEAKAGE ENERGIES; LOW POWER; ONLINE PROFILING;

CMOS INTEGRATED CIRCUITS; EMBEDDED SOFTWARE; ENERGY EFFICIENCY; ENERGY UTILIZATION; QUALITY OF SERVICE;

EMBEDDED SYSTEMS;

EID: 84875584266     PISSN: 10639667     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/VLSID.2013.160     Document Type: Conference Paper

References (28)

1. W. Yuan et al., "Energy-efficient soft real-time cpu scheduling for mobile multimedia systems," ACM SIGOPS OSR, 2003.
2. J. Li et al., "Real-time constrained task scheduling in 3d chip multiprocessor to reduce peak temperature," in EUC, 2010.
3. S. Khaitan et al., "A class of new preconditioners for linear solvers used in power system time-domain simulation," IEEE TPS, 2010.
4. A. Pande et al., "BayWave: Bayesian Wavelet-based Image Estimation," IJSISE, vol. 2, no. 4, 2009.
5. http://www.itrs.net/Links/2011ITRS/2011Chapters/2011ExecSum.pdf.
6. H. Homayoun et al., "Adaptive techniques for leakage power management in L2 cache peripheral circuits," in ICCD, 2008, pp. 563-569.
7. M. Powell et al., "Gated-Vdd: a circuit technique to reduce leakage in deep-submicron cache memories," in ISLPED, 2000, pp. 90 - 95.
8. T. Carlson et al., "Sniper: Exploring the level of abstraction for scalable and accurate parallel multi-core simulations," Supercomputing, 2011.
9. http://snipersim.org.
10. H. Hanson et al., "Static energy reduction techniques for microprocessor caches," IEEE Trans. on VLSI, 2003.
11. S. Yang et al., "Exploiting choice in resizable cache design to optimize deep-submicron processor energy-delay," in HPCA, 2002.
12. S. Mittal et al., "EnCache: Improving cache energy efficiency using a software-controlled profiling cache," in IEEE EIT, May 2012.
13. J. Chi et al., "Cache leakage control mechanism for hard real-time systems," in CASES, 2007, pp. 248-256.
14. W. Wang et al., "Dynamic reconfiguration of two-level caches in soft real-time embedded systems," in ISVLSI. IEEE, 2009, pp. 145-150.
15. A. Weissel and F. Bellosa, "Process cruise control: event-driven clock scaling for dynamic power management," in CASES, 2002.
16. R. Jejurikar et al., "Dynamic slack reclamation with procrastination scheduling in real-time embedded systems," in DAC, 2005.
17. P. Pillai et al., "Real-time dynamic voltage scaling for low-power embedded operating systems," in ACM SOSP, 2001, pp. 89-102.
18. K. Choi et al., "Off-chip latency-driven dynamic voltage and frequency scaling for an mpeg decoding," in DAC, 2004, pp. 544-549.
19. R. Kessler et al., "Page placement algorithms for large real-indexed caches," ACM TOCS, vol. 10, no. 4, pp. 338-359, 1992.
20. J. Lin et al., "Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems," 2008.
21. M. K. Qureshi et al., "Utility-based cache partitioning: A lowoverhead, high-performance, runtime mechanism to partition shared caches," in MICRO, 2006, pp. 423-432.
22. S. Eyerman et al., "A performance counter architecture for computing accurate CPI components," in ASPLOS. ACM, 2006, pp. 175-184.
23. N. Roy et al., "Toward effective multi-capacity resource allocation in distributed real-time and embedded systems," in ISORC, 2008.
24. P. White, "Rsvp and integrated services in the internet: A tutorial," IEEE Communications Magazine, vol. 35, no. 5, pp. 100-106, 1997.
25. A. Phansalkar et al., "Subsetting the SPEC CPU2006 benchmark suite," ACM SIGARCH CAN, vol. 35, no. 1, pp. 69-76, 2007.
26. CACTI 5.3, http://quid.hpl.hp.com:9081/cacti/.
27. H. Zheng et al., "Decoupled DIMM: building high-bandwidth memory system using low-speed dram devices," in ISCA, 2009.
28. http://www.random.org/decimal-fractions/.