Enabling software management for multicore caches with a lightweight hardware support

Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis, SC '09

Volumn , Issue , 2009, Pages

  Lin, Jiang ^a   Lu, Qingda ^b   Ding, Xiaoning ^b   Zhang, Zhao ^a   Zhang, Xiaodong ^b   Sadayappan, P ^b  

^a Iowa State University of Science and Technology   (United States)

^b Ohio State University   (United States)

Author keywords

Cache management; Multicore; Shared cache

Indexed keywords

CACHE MANAGEMENT; CACHE MANAGEMENT POLICIES; CACHE PARTITIONING; COMMODITY PROCESSORS; CORE SYSTEMS; HARDWARE SOLUTIONS; HARDWARE SUPPORTS; MULTI CORE; MULTI-CORE PROCESSOR; NON-TRIVIAL; SHARED CACHE; SOFTWARE MANAGEMENT;

MANAGEMENT;

HARDWARE;

EID: 74049158610     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1654059.1654074     Document Type: Conference Paper

References (22)

1. B. Bershad, D. Lee, T. Romer, and B. Chen. Avoiding conflict misses dynamically in large direct-mapped caches. In Proceedings of the 6th International Conference on Architectural Support for Programming Languages and Operating Systems, pages 158-170, 1994.
2. N. L. Binkert, E. G. Hallnor, and S. K. Reinhardt. Network-oriented full-system simulation using M5. In Proceedings of the Sixth Workshop on Computer Architecture Evaluation using Commercial Workloads, 2003.
3. E. Bugnion, J. M. Anderson, T. C. Mowry, M. Rosenblum, and M. S. Lam. Compiler-directed page coloring for multiprocessors. In Proceedings of the seventh International Conference on Architectural Support for Programming Languages and Operating Systems, pages 244-255, 1996.
4. S. Carr and K. Kennedy. Compiler blockability of numerical algorithms. In Proceedings of the 1992 Supercomputing Conference, pages 114-124, 1992.
5. J. Chang and G. S. Sohi. Cooperative cache partitioning for chip multiprocessors. In Proceedings of the 21st annual International Conference on Supercomputing, pages 242-252, 2007.
6. S. Cho and L. Jin. Managing distributed, shared L2 caches through os-level page allocation. In Proceedings of the 39th International Symposium on Microarchitecture, pages 455-468, 2006.
7. Intel Corporation. Inside intel core microarchitecture. ftp://download.intel.com/technology/architecture/ new-architecture-06.pdf.
8. R. N. Kalla, B. Sinharoy, and J. M. Tendler. Ibm power5 chip: A dual-core multithreaded processor. IEEE Micro, 24(2):40-47, 2004.
9. R. E. Kessler and M. D. Hill. Page placement algorithms for large real-indexed caches. ACM Trans. Comput. Syst., 10(4):338-359, 1992.
10. S. Kim, D. Chandra, and Y. Solihin. Fair cache sharing and partitioning in a chip multiprocessor architecture. In Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques, pages 111-122, 2004.
11. P. Kongetira, K. Aingaran, and K. Olukotun. Niagara: A 32-way multithreaded sparc processor. IEEE Micro, 25(2):21-29, 2005.
12. M. S. Lam, E. E. Rothberg, and M. E. Wolf. The cache performance and optimizations of blocked algorithms. In Proceedings of the 4th International Conference on Architectural Support for Programming Languages and Operating Systems, pages 94-105, 1991.
13. J. Lin, Q. Lu, X. Ding, Z. Zhang, X. Zhang, and P. Sadayappan. Gaining insights into multi-core cache partitioning: Bridging the gap between simulation and real systems. In Proceedings of the 14th International Symposium on High-Performance Computer Architecture, pages 367-278, 2008.
14. R. Min and Y. Hu. Improving performance of large physically indexed caches by decoupling memory addresses from cache addresses. IEEE Trans. Comput., 50(11):1191-1201, 2001.
15. T. C. Mowry, M. S. Lam, and A. Gupta. Design and evaluation of a compiler algorithm for prefetching. In Proceedings of the 5th International Conference on Architectural Support for Programming Languages and Operating Systems, pages 62-73, 1992.
16. M. K. Qureshi and Y. N. Patt. Utility-based cache partitioning: A low-overhead, high-performance, runtime mechanism to partition shared caches. In Proceedings of the 39th International Symposium on Microarchitecture, pages 423-432, 2006.
17. N. Rafique, W.-T. Lim, and M. Thottethodi. Architectural support for operating system-driven cmp cache management. In Proceedings of the 15th International Conference on Parallel Architectures and Compilation Techniques, pages 2-12, 2006.
18. T. Sherwood, B. Calder, and J. Emer. Reducing cache misses using hardware and software page placement. In Proceedings of the 13th International Conference on Supercomputing, pages 155-164, 1999.
19. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. Automatically characterizing large scale program behavior. In Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems, pages 45-57, 2002.
20. G. E. Suh, L. Rudolph, and S. Devadas. Dynamic partitioning of shared cache memory. The Journal of Supercomputing, 28(1):7-26, 2004.
21. G. Taylor, P. Davies, and M. Farmwald. The TLB slice-a low-cost high-speed address translation mechanism. In Proceedings of the 25th annual International Symposium on Computer architecture, pages 355-363, 1990.
22. D. M. Tullsen and J. A. Brown. Handling long-latency loads in a simultaneous multithreading processor. In Proceedings of the 34th annual International Symposium on Microarchitecture, pages 318-327, 2001.