Decoupled DIMM: Building high-bandwidth memory system using low-speed DRAM devices

Proceedings - International Symposium on Computer Architecture

Volumn , Issue , 2009, Pages 255-266

  Zheng, Hongzhong ^a   Lin, Jiang ^b   Zhang, Zhao ^c   Zhu, Zhichun ^a  

^a UNIVERSITY OF ILLINOIS AT CHICAGO   (United States)

^b IBM   (United States)

^c IOWA STATE UNIVERSITY   (United States)

Author keywords

Bandwidth decoupling; Decoupled DIMM; DRAM memories

Indexed keywords

CONVENTIONAL MEMORIES; CONVENTIONAL SYSTEMS; DATA RATES; DECOUPLED DIMM; DEVICE DATA; DRAM DEVICES; DRAM MEMORIES; FAST MEMORY; HIGH BANDWIDTH; MEMORY ACCESS; MEMORY BANDWIDTHS; MEMORY BUS; MEMORY DEVICE; MEMORY SYSTEMS; MULTI-CORE PROCESSOR; PERFORMANCE LOSS; POWER CONSUMPTION; POWER EFFICIENCY;

COMPUTER ARCHITECTURE; COMPUTERS; DYNAMIC RANDOM ACCESS STORAGE;

BANDWIDTH;

EID: 70450284743     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1555754.1555788     Document Type: Conference Paper

References (34)

1. N. L. Binkert, R. G. Dreslinski, L. R. Hsu, K. T. Lim, A. G. Saidi, and S. K. Reinhardt. The M5 simulator: Modeling networked systems. IEEE Micro, 26(4):52-60, 2006.
2. D. Burger, J. R. Goodman, and A. Kagi. Memory bandwidth limitations of future microprocessors. In Proceedings of the 23rd International Symposium on Computer Architecture, pages 78-89, 1996.
3. V. Cuppu and B. Jacob. Concurrency, latency, or system overhead: Which has the largest impact on uniprocessor DRAM-system performance? In Proceedings of the 28th International Symposium on Computer Architecture, pages 62-71, 2001.
4. V. Cuppu, B. Jacob, B. Davis, and T. Mudge. A performance comparison of contemporary DRAM architectures. In Proceedings of the 26th Int ernational Symposium on Computer Architecture, pages 222-233, 1999.
5. V. Delaluz, M. Kandemir, N. Vijaykrishnan, A. Sivasubramaniam, and M. J. Irwin. DRAM energy management using software and hardware directed power mode control. In Proceedings of the 7th International Symposium on High-Performance Computer Architecture, pages 159-169, 2001.
6. B. Diniz, D. Guedes, J. Wagner Meira, and R. Bianchini. Limiting the power consumption of main memory. In Proceedings of the 34th International Symposium on Computer Architecture, pages 290-301, 2007.
7. B. Ganesh, A. Jaleel, D. Wang, and B. Jacob. Fully-Buffered DIMM memory architectures: Understanding mechanisms, overheads and scaling. In Proceedings of the 13th International Symposium on High-Performance Computer Architecture, pages 109-120, 2007.
8. M. Ghosh and H.-H. S. Lee. Smart refresh: An enhanced memory controller design for reducing energy in conventional and 3D die-stacked DRAMs. In Proceedings of the 40th International Symposium on Microarchitecture, pages 134-145, 2007.
9. I. Hur and C. Lin. Adaptive history-based memory schedulers. In Proceedings of the 37th International Symposium on Microarchitecture, pages 343-354, 2004.
10. I. Hur and C. Lin. A comprehensive approach to DRAM power management. In Proceedings of the 13th International Symposium on High-Performance Computer Architecure, pages 305-316, 2008.
11. A. R. Lebeck, X. Fan, H. Zeng, and C. Ellis. Power aware page allocation. In Proceedings of the Ninth Int ernational Conference on Architectural Support for Programming Languages and Operating Systems, pages 105-116, 2000.
12. W. Lin, S. K. Reinhardt, and D. Burger. Reducing DRAM latencies with an integrated memory hierarchy design. In Proceedings of the Seventh International Symposium on High-Performance Computer Architecure, pages 301-312, 2001.
13. K. Luo, J. Gummaraju, and M. Franklin. Balancing thoughput and fairness in SMT processors. In IEEE International Symposium on Performance Analysis of Systems and Software, pages 164-171, 2001.
14. S. A. McKee and W. A. Wulf. Access ordering and memory-conscious cache utilization. In Proceedings of the First IEEE Symposium on High-Performance Computer Architecture, pages 253-262, 1995.
15. MemoryStore.com. Memory module price. http://www.memorystore.com/config/- generic.asp?cboLevel1=71.
16. MetaRAM, Inc. MetaRAM product brief. http://www.metaram.com/pdf/briefs/ MetaRAM-DDR3-PB.pdf.
17. Micron Technology, Inc. DDR3 SDRAM system-power calculator. http://download.micron.com/downloads/misc/ddr3-power-calc.xls.
18. Micron Technology, Inc. MT41J128M8BY-187E. http://download.micron.com/ pdf/datasheets/dram/ddr3/1Gb%20DDR3%20SDRAM.pdf.
19. Micron Technology, Inc. HTF18C64-128-256x72D. http://download.micron.com/ pdf/datasheets/modules/ddr2/HTF18C64-128-256x72D.pdf, 2007.
20. Micron Technology, Inc. TN-41-01: Calculating memory system power for DDR3. http://download.micron.com/pdf/technotes/ddr3/TN41-01DDR3%20Power.pdf, 2007.
21. O. Mutlu and T. Moscibroda. Stall-time fair memory access scheduling for chip multiprocessors. In Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, pages 146-160, 2007.
22. O. Mutlu and T. Moscibroda. Parallelism-aware batch scheduling: Enhancing both performance and fairness of shared DRAM systems. In Proceedings of the 35th International Symposium on Computer Architecture, pages 63-74, 2008.
23. K. J. Nesbit, N. Aggarwal, J. Laudon, and J. E. Smith. Fair queuing CMP memory systems. In Proceedings of the 39th International Symposium on Microarchitecture, pages 208-222, 2006.
24. S. Rixner, W. J. Dally, U. J. Kapasi, P. Mattson, and J. D. Owens. Memory access scheduling. In Proceedings of the 27th International Symposium on Computer Architecture, pages 128-138, 2000.
25. J. Shao and B. T. Davis. A burst scheduling access reordering mechanism. In Proceedings of the 13th International Symposium on High-Performance Computer Architecture, pages 285-294, 2007.
26. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. Automatically characterizing large scale program behavior. In Proceedings of the Tenth International Conference on Architectural Support for Programming Languages and Operating Systems, pages 45-57, 2002.
27. A. Snavely, D. M. Tullsen, and G. Voelker. Symbiotic jobscheduling with priorities for a simultaneous multithreading processor. In Proceedings of the 2002 ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems, pages 66-76, 2002.
28. J. Vera, F. J. Cazorla, A. Pajuelo, O. J. Santana, E. Fernandez, and M. Valero. A novel evaluation methodology to obtain fair measurements in multithreaded architectures. In Workshop on Modeling Benchmarking and Simulation, 2006.
29. P. Vogt and J. Haas. Fully-Buffered DIMM technology moves enterprise platforms to the next level. http://www.intel.com/technology/magazine/computing/ fully-buffered-dimm-0305.htm, 2005.
30. D. T. Wang. Modern DRAM Memory Systems: Performance Analysis and a High Performance, Power-Constrained DRAM-Scheduling Algorithm. PhD thesis, University of Maryland at College Park, Department of Electrical & Computer Engineering, 2005.
31. F. A. Ware and C. Hampel. Improving power and data efficiency with threaded memory modules. In Proceedings of the 24th International Conference on Computer Design, pages 417-424, 2006.
32. Z. Zhang, Z. Zhu, and X. Zhang. A permutation-based page interleaving scheme to reduce row-buffer conflicts and exploit data locality. In Proceedings of the 33rd International Symposium on Microarchitecture, pages 32-41, 2000.
33. H. Zheng, J. Lin, Z. Zhang, E. Gorbatov, H. David, and Z. Zhu. Mini-rank: Adaptive DRAM architecture for improving memory power efficiency. In Proceedings of the 40th International Symposium on Microarchitecture, pages 210-221, 2008.
34. Z. Zhu and Z. Zhang. A performance comparison of DRAM memory system optimizations for SMT processors. In Proceedings of the 11th International Symposium on High-Performance Computer Architecture, pages 213-224, 2005.