Performance evaluation of cache replacement policies for the SPEC CPU2000 benchmark suite

Proceedings of the Annual Southeast Conference

Volumn , Issue , 2004, Pages 267-272

  Al Zoubi, Hussein ^a   Milenkovic, Aleksandar ^a   Milenkovic, Milena ^a  

^a UNIVERSITY OF ALABAMA IN HUNTSVILLE   (United States)

Author keywords

Cache memory; Performance evaluation; Replacement policy

Indexed keywords

ASSOCIATIVE CACHE; BENCHMARK SUITES; CACHE MISS; CACHE ORGANIZATION; CACHE REPLACEMENT POLICY; CACHE SIZE; CUMULATIVE DISTRIBUTION; DESIGN SPACES; KEY FACTORS; LEAST RECENTLY USED; LOWER COMPLEXITY; MEMORY BLOCKS; OPTIMAL REPLACEMENT POLICY; PERFORMANCE EVALUATION; REPLACEMENT POLICY; ROUND ROBIN; SIMPLESCALAR; TECHNOLOGICAL TRENDS; TOOLSETS; WAY PREDICTION;

MACHINE DESIGN; OPTIMIZATION;

CACHE MEMORY;

EID: 77953098021     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/986537.986601     Document Type: Conference Paper

References (14)

1. Ackland B., Anesko D., Brinthaupt D., Daubert S.J, Kalavade A.., Knoblock J., Micca E., Moturi M., Nicol C.J., O'Neill J.H., Othmer J., Sackinger E., Singh K. J., Sweet J., Terman C. J., and Williams J., "A Single-Chip, 1.6 Billion, 16-b MAC/s Multiprocessor DSP," IEEE Journal of Solid-state circuits, Vol. 35, No. 3, March 2000, pp. 412-423.
2. Belady, L.A., "A study of replacement algorithms for a virtual storage computer," IBM Systems Journal, 5(2):79-101, 1966.
3. Burger D., Austin T., "The SimpleScalar Tool Set, Version 2.0," University of Wisconsin-Madison Technical Report #1342, June 1997.
4. Cantin J. F, Hill M. D., Cache Performance of the SPEC CPU2000 Benchmarks, http://www.cs.wisc.edu/multifacet/misc/spec2000cachedata/
5. Hennessy J. L., Patterson D., Computer Architecture: A Quantitative Approach, Third Edition, Morgan Kaufmann Publishers, 2003.
6. Henning J. L., SPEC CPU2000: Measuring CPU Performance in the New Millennium, IEEE Computer, vol. 33, no. 7, July 2000, pp. 28-35, http://www.spec.org/osg/cpu2000/papers/COMPUTER-200007-abstract.JLH.html
7. Intel ® Pentium ® 4 and Intel ® Xeon Processor Optimization - Reference Manual ™ - Reference Manual, http://developer.intel.com.
8. Intel ® Xscale ™ Core - Developer's Manual, December 2000, http://developer.intel.com
9. Malamy A., Patel R., Hayes N., "Methods and aparatus for implementing a pseudo-LRU cache memory replacement scheme with a locking feature," United States Patent 5353425, October 1994.
10. K. So, R. N. Rechtshaffen, "Cache operations by MRU change," IEEE Transaction on Computers, vol. 37, no. 6, pp. 700-707, June 1988.
11. Sair S., and Chamey M., "Memory Behavior of the SPEC2000 Benchmark Suite." IBM Thomas J. Waston Research Center Technical Report RC-21852, October 2000.
12. Thomock N. C, Flangan, J.K., "Using the BACH Trace Collection Mechanism to Characterize the SPEC 2000 Integer Benchmarks," Workshop on Workload Characterization, September 2000.
13. Wang Z., McKinley K., Rosenberg A., Weems C., "Using the Compiler to Improve Cache Replacement Decisions," Proceeding of the International Conference on Parallel Architectures and Compilation Techniques, Charlottesville, Virginia, September, 2002.
14. th International Symposium on High-Performance Computer Architecture, Toulouse, France, January 2000