Energy-aware compilation and hardware design for VLIW embedded systems

International Journal of Embedded Systems

Volumn 3, Issue 1-2, 2007, Pages 73-82

  Ayala, José L ^a   López Vallejo, Marisa ^a   Atienza, David ^b   Raghavan, Praveen ^c,d   Catthoor, Francky ^c,d   Verkest, Diederik ^c,d,e  

^a UNIVERSIDAD POLITÉCNICA DE MADRID   (Spain)

^b UNIVERSIDAD COMPLUTENSE DE MADRID   (Spain)

^c IMEC   (Belgium)

^d UNIVERSITY OF LEUVEN   (Belgium)

^e VRIJE UNIVERSITEIT BRUSSEL   (Belgium)

Author keywords

Compiler; Low power optimisations; Register assignment; Register file; VLIW processors

Indexed keywords

EMBEDDED SYSTEMS; ENERGY UTILIZATION; PROGRAM COMPILERS; VERY LONG INSTRUCTION WORD ARCHITECTURE;

COMPILER; LOW-POWER OPTIMISATIONS; REGISTER ASSIGNMENT; REGISTER FILES; VLIW PROCESSOR;

POWER MANAGEMENT;

EID: 56349146899     PISSN: 17411068     EISSN: 17411076     Source Type: Journal    
DOI: 10.1504/IJES.2007.016035     Document Type: Article

References (45)

1. Abella, J. and Gonzalez, A. (2003) 'On reducing register file pressure and energy in multiple-banked register files', Proceedings of ICCD San Jose, USA, pp.14-20.
2. Akturan, C. and Jacome, M.F. (2000) 'FDRA: A software-pipelining algorithm for embedded VLIW processors', Proceedings of ISSS, Madrid, Spain, pp.34-40.
3. Akturan, C. and Jacome, M.F. (2001) 'Caliber: A software pipelining algorithm for clustered embedded VLIW processors', Proceedings of ICCAD, San Jose, USA, pp.112-118.
4. Altera (2001) Nios Embedded Processor System Development, http:// www.altera.com.
5. Atasu, K., Pozzi, L. and Ienne, P. (2003) 'Automatic application-specific instruction-set extensions under microarchitectural constraints', Proceedings of Design Automation Conference (DAC), Anaheim, USA, pp.256-261.
6. Ayala, J.L. and López-Vallejo, M. (2004) 'Improving register file banking with a power-aware unroller', Proceedings of PARC, Pisa, Italy, pp.15-20.
7. Ayala, J.L., López-Vallejo, M. and Veidenbaum, A. (2003) 'Energy-efficient register renaming in high-performance processors', Proceedings of WASP, San Diego, USA, pp.56-61.
8. Benini, L. and de Micheli, G. (2000) 'System level power optimization techniques and tools', ACM Transactions on Design Automation for Embedded Systems (TODAES), Vol. 5, pp.115-192.
9. Benini, L., Bruni, D., Chinosi, M., Silvano, C., Zaccaria, V. and Zafalon, R. (2001) 'A power modeling and estimation framework for VLIW-based embedded systems', Proceedings of PATMOS, Yverdon Les Bains, Switzerland, pp.2.1.1-2.1.10.
10. Biswas, P., Choudhary, V., Atasu, K., Pozzi, L., Ienne, P. and Dutt, N. (2004) 'Introduction of local memory elements in instruction set extensions', Proceedings of DAC, San Diego, USA, pp.729-734.
11. Bose, P., Brooks, D., Uktosuno, A., Cook, G., Das, K., Emma, P., Gschwind, M., Jacobson, H., Karkhanis, T., Kudva, P., Schuster, S., Smith, J., Srinivasan, V., Zyuban, V., Albonesi, D. and Dwarkadas, S. (2002) 'Early-stage definition of LPX: A low power issue-execute processor', Proc. PACS'02, held in conjunction with HPCA, Cambridge, MA, pp.257-268.
12. Chang, N., Kim, K. and Lee, H.G. (2000) 'Cycle-accurate energy consumption measurement and analysis: Case study of arm7tdmi', Proceedings of the 2000 International Symposium on Low Power Electronics and Design, Rapallo, Italy, ACM Press, NY, USA, pp.185-190.
13. Cruz, J.L., Gonzalez, A. and Valero, M. (2000) 'Multiple-banked register file architectures', Proceedings of ISCA, Vancouver, Canada, pp.316-325.
14. Faraboschi, P., Brown, G., Fisher, J.A., Desoli, G. and Homewood, F. (2000) 'Lx: A technology platform for customizable VLIW embedded processing', Proceedings of ISCA, Vancouver, Canada, pp.203-213.
15. Flautner, K., Kim, N.S., Martin, S., Blaauw, D. and Mudge, T.N. (2002) 'Drowsy caches: Simple techniques for reducing leakage power', Proceedings of ISCA, Alaska, USA, pp.148-157.
16. Glokler, T. and Meyr, H. (2002) Design of Energy-efficient Application-specific Instruction Set Processors, Kluwer Academic Publishers, P.O. Box 322, 3300 AH Dordrecht, The Netherlands.
17. Gonzalez, R. (2002) 'Xtensa: A configurable and extensible processor', IEEE Micro, Vol. 20, No. 2, pp.60-70.
18. Grun, P., Dutt, N. and Nicolau, A. (2001) 'Access pattern based local memory customization for low power embedded systems', Proceedings of DATE 2001, Piscataway, NJ, USA, pp.778-784.
19. Hanson, H., Hrishikesh, M., Agarwal, V., Keckler, S.W. and Burger, D. (2001) 'Static energy reduction techniques for microprocessor caches', International Conference on Computer Design, Austin, USA, pp.303-313.
20. Huang, J. and Leng, T. (1999) 'Generalized loop unrolling: A method for program speed-up', Proceedings of the ASSET, Richardson, USA, pp.244-248.
21. Kim, N.S., Austin, T., Blaauw, D., Mudge, T., Flautner, K., Hu, J., Irwin, M., Kandemir, M. and Vijaykrishnan, N. (2003) 'Leakage current: Moore's law meets static power', Computer, Vol. 36, No. 12, pp.65-77.
22. Koen, J.P., Langendoen, K. and Sips, H.J. (2003) 'Application-directed voltage scaling', IEEE Transactions on Very Large Scale Integration (TVLSI), Vol. 11, No. 5, pp.812-826.
23. Lambrechts, A., Raghavan, P., Leroy, A., Talavera, G., Vander, T., Jayapala, M., Catthoor, F., Verkest, D., Deconinck, G., Corporaal, H., Robert, F. and Carrabina, J. (2005) 'Power breakdown analysis for a heterogeneous NoC platform running a video application', Proceedings of ASAP, Samos, Greece, pp.179-184.
24. Lee, C., Potkonjak, M. and Mangione-Smith, W.H. (1997) 'Mediabench: A tool for evaluating and synthesizing multimedia and communications systems', Proceedings of International Symposium on Microarchitecture (MICRO), San Francisco, USA, pp.330-335.
25. Luz, V.D.L., Kandemir, M. and Kolcu, I. (2002) 'Automatic data migration for reducing energy consumption in multi-bank memory systems', Proceedings of DAC, New York, USA, pp.213-218.
26. Op de Beeck, P., Barat, F., Jayapala, M. and Lauwereins, R. (2001) 'Crisp: A template for reconfigurable instruction set processors', FPL, Belfast, Ireland, pp.296-305.
27. Panda, P.R., Catthoor, F., Dutt, N.D., Danckaert, K., Brockmeyer, E. and Kulkarni, C. (2001) 'Data and memory optimizations for embedded systems', ACM Transactions on Design Automation for Embedded Systems (TODAES), Vol. 6, No. 2, pp.142-206.
28. Park, I., Powell, M.D. and Vijaykumar, T.N. (2002) 'Reducing register ports for higher speed and lower energy', Proceedings of MICRO, Istanbul, Turkey, pp.171-182.
29. Philips Electronics (2004) Philips Nexperia - Highly Integrated Programmable System-on-chip (MPSoC), http://www. semiconductors.philips.com.
30. Philips PDSL (2005) CoolFlux DSP, http://www.coolfluxdsp.com.
31. Raghavan, P., Lambrechts, A., Jayapala, M., Catthoor, F. and Verkest, D. (2005) 'Empirical power model for register files', Workshop on Media and Streaming Processors (with MICRO-38), Barcelona, Spain.
32. Saghir, M.A.R., Chow, P. and Lee, C.G. (1996) 'Exploiting dual data-memory banks in digital signal processors', Proceedings of ASPLOS-VII, ACM Press, New York, NY, USA, pp.234-243.
33. Seng, J.S. and Tullsen, D.M. (2003) 'The effect of compiler optimizations on Pentium 4 power consumption', Proceedings of INTERACT, Anaheim, USA, pp.51-56.
34. Seznec, A., Toullec, E. and Rochecouste, O. (2002) 'Reducing register ports for higher speed and lower energy', Proceedings of MICRO, Istanbul, Turkey, pp.383-394.
35. ST Microelectronics (2004) ST Nomadik Multimedia Processor, http://www.st.com.
36. Texas Instruments (2001) TMS320C64x Programmer's Guide, Texas Instruments, Canada.
37. Texas Instruments (2004) TI's OMAP Platform, http://focus.ti.com/ omap/docs/.
38. Trimedia Technologies Inc. (1999) Trimaran: An Infrastructure for Research in Instruction-level Parallelism, http://www.trimaran.org.
39. Vijaykrishnan, N., Kandemir, M., Irwin, M., Kim, H. and Ye, W. (2000) 'Energy-driven integrated hardware-software optimizations using SimplePower', Proceedings of ISCA, Vancouver, Canada, pp.95-106.
40. Viredaz, M. and Wallacha, D. (2003) 'Power evaluation of a handheld computer', IEEE Micro, Vol. 23, No. 1, pp.66-74.
41. Wolf, W. (2004) 'The future of multiprocessor systems-on-chips', Proceedings DAC, San Diego, USA, pp.681-685.
42. Yu, P. and Mitra, T. (2004a) 'Characterizing embedded applications for instruction set extensible processors', Proceedings of DAC, San Diego, USA, pp.723-728.
43. Yu, P. and Mitra, T. (2004b) 'Scalable custom instructions identification for instruction-set extensible processors', Proceedings of CASES, New York, NY, USA, pp.69-78.
44. Zyuban, V.V. and Kogge, P.M. (1998) 'The energy complexity of register files', Proceedings of ISLPED, Monterey, USA, pp.305-310.
45. Zyuban, V.V. and Kogge, P.M. (2001) 'Inherently lower-power high-performance superscalar architectures', IEEE Transactions on Computers, Vol. 50, No. 3, pp.268-285.