Memristor multiport readout: A closed-form solution for sneak paths

IEEE Transactions on Nanotechnology

Volumn 13, Issue 2, 2014, Pages 274-282

  Zidan, Mohammed Affan ^a   Eltawil, Ahmed M ^b   Kurdahi, Fadi ^b   Fahmy, Hossam A H ^c   Salama, Khaled N ^a  

^a KING ABDULLAH UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Saudi Arabia)

^b University of California at Irvine   (United States)

^c CAIRO UNIVERSITY   (Egypt)

Author keywords

Memory; Memristor; Sneak paths

Indexed keywords

CLOSED FORM SOLUTIONS; MEMORY DENSITY; MEMRISTOR; MULTI-PORT; MULTIPLE ACCESS POINTS; SNEAK PATHS; SYNOPSYS;

DATA STORAGE EQUIPMENT; PASSIVE FILTERS; SPICE;

MEMRISTORS;

EID: 84897870053     PISSN: 1536125X     EISSN: None     Source Type: Journal    
DOI: 10.1109/TNANO.2014.2299558     Document Type: Article

References (57)

1. M. D. Ventra, Y. V. Pershin, and L. O. Chua, "Circuit elements with memory: Memristors, memcapacitors, and meminductors," Proc. IEEE, vol. 97, no. 10, pp. 1717-1724, Oct. 2009.
2. L. Chua, "Memristor-the missing circuit element," IEEE Trans. Circuit Theory, vol. 18, no. 5, pp. 507-519, Sep. 1971.
3. L. Chua and S. M. Kang, "Memristive devices and systems," Proc. IEEE, vol. 64, no. 2, pp. 209-223, Feb. 1976.
4. D. B. Strukov, G. S. Snider, and D. R. Stewart, "The missing memristor found," Nature, vol. 435, pp. 80-83, 2008. (Pubitemid 351630336)
5. Q. Xia, J. J. Yang, W. Wu, X. Li, and R. S. Williams, "Self-alignedmemristor cross-point arrays fabricated with one nanoimprint lithography step," Nano Lett., vol. 10, no. 8, pp. 2909-2914, 2010.
6. N. Gergel-Hackett, J. L. Tedesco, and C. A. Richter, "Memristors with flexible electronic applications," Proc. IEEE, vol. 100, no. 6, pp. 1971-1978, Jun. 2012.
7. J. J. Yang, M.-X. Zhang, J. P. Strachan, F. Miao, M. D. Pickett, R. D. Kelley, G. Medeiros-Ribeiro, and R. S. Williams, "High switching endurance in taox memristive devices," Appl. Phys. Lett., vol. 97, no. 23, pp. 232102-1-232102-3, 2010.
8. O. Kavehei, K. Cho, S. Lee, S.-J. Kim, S. Al-Sarawi, D. Abbott, and K. Eshraghian, "Fabrication and modeling of Ag/TiO2/ITO memristor," in Proc. IEEE Int. Midwest Symp. Circuits Syst., 2011, pp. 1-4.
9. K. H. Jo, C. M. Jung, K. S. Min, and S. M. Kang, "Self-adaptive write circuit for low-power and variation-tolerant memristors," IEEE Trans. Nanotechnol., vol. 9, no. 6, pp. 675-678, Nov. 2010.
10. K. Eshraghian, K. Cho, O. Kavehei, S. Kang, D. Abbott, and S. M. Kang, "Memristor MOS content addressable memory (MCAM): Hybrid architecture for future high performance search engines," IEEE Trans. Very Large Scale Integr. Syst., vol. 19, no. 8, pp. 1407-1417, Aug. 2011.
11. I. E. Ebong and P. Mazumder, "Self-controlled writing and erasing in a memristor crossbar memory," IEEE Trans. Nanotechnol., vol. 10, no. 6, pp. 1454-1463, Nov. 2011.
12. K.-H. Kim, S. Gaba, D. Wheeler, J. M. Cruz-Albrecht, T. Hussain, and N. Srinivasa, W. Lu, "A functional hybrid memristor crossbararray/ CMOS system for data storage and neuromorphic applications," Nano Lett., vol. 12, no. 1, pp. 389-395, 2011.
13. S. Shin, K. Kim, and S.-M. Kang, "Memristor applications for programmable analog ICs," IEEE Trans.Nanotechnol., vol. 10, no. 2, pp. 266-274, Mar. 2011.
14. Y. Pershin and M. Di Ventra, "Practical approach to programmable analog circuits with memristors," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, no. 8, pp. 1857-1864, Aug. 2010.
15. L. Gao, F. Alibart, and D. Strukov, "Programmable CMOS/memristor threshold logic," IEEE Trans. Nanotechnol., vol. 12, no. 2, pp. 115-119, Mar. 2013.
16. W. Robinett, M. Pickett, J. Borghetti, Q. Xia, G. Snider, G. Medeiros- Ribeiro, and R. Williams, "A memristor-based nonvolatile latch circuit," Nanotechnology, vol. 21, p. 235203, 2010.
17. C.-M. Jung, K.-H. Jo, E.-S. Lee, H. M. Vo, and K.-S. Min, "Zerosleep- leakage flip-flop circuit with conditional-storing memristor retention latch," IEEE Trans. Nanotechnol., vol. 11, no. 2, pp. 360-366, Mar. 2012.
18. F. Merrikh-Bayat and S. Shouraki, "Memristor-based circuits for performing basic arithmetic operations," Procedia Comput. Sci., vol. 3, pp. 128-132, 2011.
19. I. Vourkas and G. Sirakoulis, "A novel design and modeling paradigm for memristor-based crossbar circuits," IEEE Trans. Nanotechnol., vol. 11, no. 6, pp. 1151-1159, Nov. 2012.
20. R. Patel and E. G. Friedman, "Arithmetic encoding for memristive multibit storage," in Proc. IEEE/IFIP Int. Conf. VLSI Syst.-on-Chip, 2012, pp. 99-104.
21. O. Kavehei, S. Al-Sarawi, K.-R. Cho, N. Iannella, S.-J. Kim, K. Eshraghian, and D. Abbott, "Memristor-based synaptic networks and logical operations using in-situ computing," in Proc. Int. Conf. Intell. Sens., Sen. Netw. Inform. Process., 2011, pp. 137-142.
22. E. Gale, B. de Lacy Costello, and A. Adamatzky, "Boolean logic gates from a singlememristor via low-level sequential logic," in Unconventional Computation and Natural Computation. NewYork, NY, USA: Springer, 2013, pp. 79-89.
23. A. Subramaniam, K. Cantley, G. Bersuker, D. Gilmer, and E. Vogel, "Spike-timing-dependent plasticity using biologically realistic action potentials and low-temperature materials," IEEE Trans. Nanotechnol., vol. 12, no. 3, pp. 450-459, May 2013.
24. S. Jo, T. Chang, I. Ebong, B. Bhadviya, P. Mazumder, and W. Lu, "Nanoscale memristor device as synapse in neuromorphic systems," Nano Lett., vol. 10, no. 4, pp. 1297-1301, 2010.
25. T. Chang, S.-H. Jo, and W. Lu, "Short-term memory to long-term memory transition in a nanoscale memristor," ACS Nano, vol. 5, no. 9, pp. 7669-7676, 2011.
26. M. Soltiz, D. Kudithipudi, C. Merkel, G. Rose, and R. Pino, "Memristor-based neural logic blocks for non-linearly separable functions," IEEE Trans. Comput., vol. 62, no. 8, pp. 1597-1606, Aug. 2013.
27. G. Indiveri, B. Linares-Barranco, R. Legenstein, G. Deligeorgis, and T. Prodromakis, "Integration of nanoscale memristor synapses in neuromorphic computing architectures," Nanotechnology, vol. 24, no. 38, p. 384010, 2013.
28. M. A. Zidan, H. Omran, C. Smith, A. Syed, A. G. Radwan, and K. N. Salama, "A family of memristor-based reactance-less oscillators," Int. J. Circuit Theory Appl., DOI: 10.1002/cta.1908.
29. A. Talukdar, A. G. Radwan, and K. N. Salama, "Non linear dynamics of memristor based 3rd order oscillatory system," Microelectron. J., vol. 43, no. 3, pp. 169-175, 2012.
30. M. Itoh and L. Chua, "Memristor oscillators," Int. J. Bifurcation Chaos, vol. 18, pp. 3183-3206, 2008.
31. A. Talukdar, A. G. Radwan, and K. N. Salama, "Generalized model for memristor-based wien family oscillators," Microelectron. J., vol. 42, no. 9, pp. 1032-1038, 2011.
32. D. Batas and H. Fiedler, "A memristor SPICE implementation and a new approach for magnetic flux-controlled memristor modeling," IEEE Trans. Nanotechnol., vol. 10, no. 2, pp. 250-255, Mar. 2011.
33. Z. Biolek, D. Biolek, and V. Biolkova, "Spice model of memristor with nonlinear dopant drift," Radioengineering, vol. 18, no. 2, pp. 210-214, 2009.
34. T. Prodromakis, B. Peh, C. Papavassiliou, and C. Toumazou, "A versatile memristor model with nonlinear dopant kinetics," IEEE Trans. Electron. Devices, vol. 58, no. 9, pp. 3099-3105, Sep. 2011.
35. A. G. Radwan, M. A. Zidan, and K. N. Salama, "HP memristor mathematical model for periodic signals and DC," in Proc. IEEE Int. Midwest Symp. Circuits Syst., Aug. 2010, pp. 861-864.
36. S. Kvatinsky, E. Friedman, A. Kolodny, and U. Weiser, "Team: Threshold adaptive memristor model," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 60, no. 1, pp. 211-221, Jan. 2013.
37. A. G. Radwan, M. A. Zidan, and K. N. Salama, "On the mathematical modeling of memristors," in Proc. IEEE Int. Conf. Microelectron., 2010, pp. 284-287.
38. K. Eshraghian, O. Kavehei, K.-R. Cho, J. M. Chappell, A. Iqbal, S. F. Al- Sarawi, and D. Abbott, "Memristive device fundamentals and modeling: Applications to circuits and systems simulation," Proc. IEEE, vol. 100, no. 6, pp. 1991-2007, Jun. 2012.
39. A. Ascoli, F. Corinto, V. Senger, and R. Tetzlaff, "Memristor model comparison," IEEE Circuits Syst. Mag., vol. 13, no. 2, pp. 89-105, Apr.-Jun. 2013.
40. "HP to replace flash and SSD in 2013," Electronics Weekly, Oct. 2011.
41. International technology roadmap for semiconductors. (Retrieved 2013). [Online]. Available: http://www.itrs.net/
42. C. J. Xue, Y. Zhang, Y. Chen, G. Sun, J. J. Yang, and H. Li, "Emerging non-volatile memories: Opportunities and challenges," in Proc. IEEE 9th Int. Conf. Hardware/Software Codesign Syst. Synthesis., 2011, pp. 325-334.
43. M. A. Zidan, H. A. H. Fahmy, M. M. Hussain, and K. N. Salama, "Memristor-based memory: The sneak paths problem and solutions," Microelectron. J., vol. 44, no. 2, pp. 176-183, 2013.
44. P. O. Vontobel, W. Robinett, P. J. Kuekes, D. R. Stewart, J. Straznicky, and R. S. Williams, "Writing to and reading from a nano-scale crossbar memory based on memristors," Nanotechnology, vol. 20, no. 42, p. 425204, 2009.
45. M. Qureshi, W. Yi, G. Medeiros-Ribeiro, and R. Williams, "AC sense technique formemristor crossbar," Electron. Lett., vol. 48, no. 13, pp. 757-758, 2012.
46. K.-H. Kim, S. Hyun Jo, S. Gaba, and W. Lu, "Nanoscale resistive memory with intrinsic diode characteristics and long endurance," Appl. Phys. Lett., vol. 96, no. 5, p. 053106, 2010.
47. Y. Ho, G. Huang, and P. Li, "Dynamical properties and design analysis for nonvolatile memristor memories," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 58, no. 4, pp. 724-736, Apr. 2011.
48. Q. Xia, W. Robinett, M. W. Cumbie, N. Banerjee, T. J. Cardinali, J. J. Yang, W. Wu, X. Li, W. M. Tong, D. B. Strukov, G. S. Snider, G. Medeiros-Ribeiro, and R. S. Williams, "Memristor-CMOS hybrid integrated circuits for reconfigurable logic," Nano Lett., vol. 9, no. 10, pp. 3640-3645, 2009.
49. Predictive Technology Model (PTM). (Retrieved 2013). [Online]. Available: http://ptm.asu.edu/
50. M. K. Qureshi, S. Gurumurthi, and B. Rajendran, "Phase change memory: From devices to systems," Synthesis LecturesComput.Archit., vol. 6, no. 4, pp. 1-134, 2011.
51. R. J. Baker, CMOS: Circuit Design, Layout, and Simulation. Hoboken, NJ, USA: Wiley-IEEE Press, 2011.
52. B. Keeth, R. J. Baker, B. Johnson, and F. Lin, DRAM Circuit Design: Fundamental and High-Speed Topics. Hoboken, NJ, USA Wiley-IEEE Press, 2007.
53. W. Kester, Ed., Data Conversion Handbook (Analog Devices). Burlington, MA, USA: Newnes, 2004.
54. H. Wei, C.-H. Chan, U.-F. Chio, S.-W. Sin, U. Seng-Pan, R. Martins, and F. Maloberti, "A 0.024mm2 8b 400MS/s SAR ADC with 2b/cycle and resistive DAC in 65nm CMOS," in Proc. IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2011, pp. 188-190.
55. M. Verhelst and B. Murmann, "Area scaling analysis of CMOS ADCs," Electron. Lett., vol. 48, no. 6, pp. 314-315, 2012.
56. "CMP's semiconductor insights recognizes Micron's 78nm 1Gb DDR3 as most innovative DRAM." (Retrieved 2013). [Online]. Available: http://investors.micron.com/releasedetail.cfm?releaseid=440718
57. A. T. Tran and B. M. Baas, "Design of an energy-efficient 32-bit adder operating at subthreshold voltages in 45-nm CMOS," in Proc. IEEE Int. Conf. Commun. Electron., 2010, pp. 87-91.