Memristor-CMOS hybrid integrated circuits for reconfigurable logic

Nano Letters

Volumn 9, Issue 10, 2009, Pages 3640-3645

  Xia, Qiangfei ^a   Robinett, Warren ^a   Cumbie, Michael W ^b   Banerjee, Neel ^b   Cardinali, Thomas J ^b   Yang, J Joshua ^a   Wu, Wei ^a   Li, Xuema ^a   Tong, William M ^b   Strukov, Dmitri B ^a   Snider, Gregory S ^a   Medeiros Ribeiro, Gilberto ^a   Williams, R Stanley ^a  

^a HEWLETT PACKARD LABORATORIES   (United States)

^b HEWLETT PACKARD COMPANY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS COMPONENTS; COMPLEMENTARY METAL OXIDE SEMICONDUCTORS; DATA ROUTING; LOGIC ELEMENTS; MATERIALS AND PROCESS; MEMRISTOR; RECONFIGURABLE LOGIC; TESTING SYSTEMS;

ABILITY TESTING; CMOS INTEGRATED CIRCUITS; HYBRID INTEGRATED CIRCUITS; HYBRID MATERIALS; LOGIC GATES; SWITCHING CIRCUITS; TITANIUM; TITANIUM DIOXIDE;

LOGIC CIRCUITS;

EID: 72849144796     PISSN: 15306984     EISSN: None     Source Type: Journal    
DOI: 10.1021/nl901874j     Document Type: Article

References (13)

1. Moore, G. E. Cramming more components onto integrated circuits. Electron. Mag. 1965, 38, 114-117.
2. Strukov, D. B.; Likharev, K. K. CMOL FPGA: a reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices. Nanotechnology 2005, 16, 888-900.
3. Snider, G. S.; Williams, R. S. Nano/CMOS architectures using a fieldprogrammable nanowire interconnect. Nanotechnology 2007, 18, 035204.
4. Strukov, D. B.; Snider, G. S.; Stewart, D. R.; Williams, R. S. The missing memristor found. Nature 2008, 453, 80-83.
5. Yang, J. J.; Pickett, M. D.; Li, X.; et al. Memristive switching mechanism for metal/oxide/metal nanodevices. Nat. Nanotechnol. 2008, 3, 429-433.
6. Heath, J. R.; Kuekes, P. J.; Snider, G. S.; Williams, R. S. A defecttolerant computer architecture: opportunities for nanotechnology. Science 1998, 280, 1716-1721.
7. DeHon, A; Naeimi, H. Seven, strategies for tolerating highly defective fabrication. IEEE Design Test Comput. 2005, 22, 306-315.
8. Chou, S. Y.; Krauss, P. R.; Renstrom, P. J. Imprint of sub-25 nm vias and treches in polymers, Appl, Phys. Lett. 1995, 67, 3114-3116.
9. Chou, S. Y.; Krauss, P. R.; Renstrom, P. J. Imprint lithography with. 25-nanometer resolution. Science 1996, 272, 85-87.
10. Snider, G. S. Self-organized computation with unreliable, memristive nanodevices. Nanotechnology 2007, 18, 365202.
11. Sun, X.; Zhuang, L.; Zhang, W.; Chou, S. Y. Multilayer resist methods for nanoimprint lithography on nonflat surfaces. J. Vac. Sci. Technol, B1998, 16, 3922-3925.
12. Li, N., Application of nanoimprint lithography in nano-electronic devices. Ph.D. thesis, Princeton University, 2008.
13. Xia, Q. F.; Tong, W. M.; Wu, W.; et al. On the integration of memristors with CMOS using nanoimprint lithography. Proc. SPIE 2009, 7271, 727106.