Programmable CMOS/memristor threshold logic

IEEE Transactions on Nanotechnology

Volumn 12, Issue 2, 2013, Pages 115-119

  Gao, Ligang ^a   Alibart, Fabien ^a   Strukov, Dmitri B ^a  

^a Santa Barbara   (United States)

Author keywords

Memristor; neural networks; programmable circuits; solid state electrolyte memory; threshold logic

Indexed keywords

ANALOG MEMORY; DIODE-RESISTOR LOGIC; LINEAR THRESHOLD GATES; MEMRISTOR; PROGRAMMABLE CIRCUITS; SIGNAL AMPLIFICATIONS; SILICON DIODES; SOLID-STATE ELECTROLYTE;

DIODES; MEMRISTORS; NEURAL NETWORKS; RESISTORS;

THRESHOLD LOGIC;

EID: 84874977202     PISSN: 1536125X     EISSN: None     Source Type: Journal    
DOI: 10.1109/TNANO.2013.2241075     Document Type: Article

References (34)

1. V. Beiu, J. M. Quintana, and M. J. Avedillo, "VLSI implementations of threshold logic: A comprehensive survey," IEEE Trans. Neural Netw., vol. 14, no. 5, pp. 1217-1243, Sep. 2003.
2. S. Muroga, Threshold Logic and its Applications. Hoboken, NJ, USA: Wiley, 1972.
3. M. Padure, S. Cotofana, and S. Vassiliadis, "Design and experimental results of a CMOS flip-flop featuring embedded threshold logic," in Proc. ISCAS, Bangkok, Thailand, May 2003, pp. 253-256.
4. R. Zhang, P. Gupta, L. Zhong, and N. K. Jha, "Synthesis and optimization of threshold logic networks with application to nanotechnologies," in Proc. DATE'04, Paris, France, Feb. 2004, pp. 904-909. ̈
5. Y. Leblebici, H. Ozdemir, A. Kepkep, and U. Çilingiroglu, "A compact high-speed (31, 5) parallel counter circuit based on capacitive threshold logic gates," IEEE J. Solid-State Circuits, vol. 31, no. 8, pp. 1177-1183, Aug. 1996. (Pubitemid 126580912)
6. P. Celinski, S. Cotofana, and D. Abbott, "A-DELTA: A 64-bit high speed, compact, hybrid dynamic-CMOS/threshold-logic adder," in Proc. IWANN, Menorca, Spain, Jun. 2003, pp. 73-80.
7. O. Yli-Harja, J. Astola, and Y. Neuvo, "Analysis of the properties of median and weighted median filters using threshold logic and stack filter representation," IEEE Trans. Signal Process., vol. 39, no. 2, pp. 395-410, Feb. 1991.
8. W. McCulloch and W. Pitts, "A logical calculus of the ideas immanent in nervous activity," Bulletin Math. Biophys., vol. 7, pp. 115-133, 1943.
9. V. Bohossian, P. Hasler, and J. Bruck, "Programmable neural logic," IEEE Trans. Compon. Packag. Manuf. Technol. Part B, vol. 21, no. 4, pp. 346-351, Nov. 1998. (Pubitemid 128770208)
10. J. Rajendran, H. Manem, and G. S. Rose, "NDR based threshold logic fabric with memristive synapses," in Proc. IEEE Nano, Genoa, Italy, Jul. 2009, pp. 725-728.
11. J. Rajendran, H. Manem, R. Karri, and G. S. Rose, "Memristor based programmable threshold logic array," in Proc. Nanoarch, Anaheim, CA, USA, Jun. 2010, pp. 5-10.
12. G. S. Rose, J. Rajendran, H. Manem, R. Karri, and R. E. Pino, "Leveraging memristive systems in the construction of digital logic circuits," Proc. IEEE, vol. 100, no. 6, pp. 2033-2049, Jun. 2012.
13. S. Kvatinsky, N. Wald, G. Satat, A. Kolodny, U. C. Weiser, and E. G. Friedman, "MRL: Memristor ratioed logic," in Proc. Int. Cellular Nanoscale Netw. Appl., 2012, pp. 1-6.
14. L. O. Chua, "Memristor: The missing circuit element," IEEE Trans. Circuit Theory, vol. 18, no. 5, pp. 507-519, Sep. 1971.
15. L. O. Chua and S. M. Kang, "Memristive devices and systems," Proc. IEEE, vol. 64, no. 2, pp. 209-223, Feb. 1976.
16. L. O. Chua, "Resistance switching memories are memristors," Appl. Phys. A, vol. 102, pp. 765-783, 2011.
17. R. Waser, R. Dittman, G. Staikov, and K. Szot, "Redox-based resistive switching memories-nanoionic mechanisms, prospects, and challenges," Adv. Mater., vol. 21, pp. 2632-2663, 2009.
18. K. K. Likharev, "Hybrid CMOS/nanoelectronic circuits: Opportunities and challenges," J. Nanoelectron. Optoelectron., vol. 3, pp. 203-230, 2008.
19. D. B. Strukov and H. Kohlstedt, "Resistive switching phenomena in thin films: Materials, devices and applications," MRS Bulletin, vol. 37, no. 02, pp. 108-114, 2012.
20. K. Eshraghian, O. Kavehei, K. R. Cho, J. M. Chappell, A. Iqbal, S. F. Al-Sarawi, and D. Abbott, "Memristive device fundamentals and modeling: Applications to circuits and systems simulation," Proc. IEEE, vol. 100, no. 6, pp. 1991-2007, Jun. 2012.
21. Y. V. Pershin and M. Di Ventra, "Practical approach to programmable analog circuits with memristors," IEEE Trans. Circuits Syst. I: Reg. Papers, vol. 57, no. 8, pp. 1857-1864, Aug. 2010.
22. S. Shin, K. Kim, and S. M. Kang, "Memristor applications for programmable analog ICs, "IEEE Trans. Nanotechnol., vol. 10, no. 2, pp. 266-274, Mar. 2011.
23. D. B. Strukov, "Smart connections," Nature, vol. 476, pp. 403-405, 2011.
24. F. Alibart, L. Gao, B. Hoskins, and D. B. Strukov, "High-precision tuning of state for memristive devices by adaptable variation-tolerant algorithm," Nanotechnology, vol. 23, art. 074201, 2012.
25. F. Alibart, T. Sherwood, and D. B. Strukov, "Hybrid CMOS/nanodevice circuits for high throughput pattern matching applications," in Proc. AHS'11, San Diego, CA, Jun. 2011, pp. 279-286.
26. D. B. Strukov and R. S. Williams, "Four-dimensional address topology for circuits with stacked multilayer crossbar arrays," Proc. National Academy Sci., vol. 106, pp. 20155-20158, 2009.
27. E. William Cowell III, N. Alimardani, C. C. Knutson, J. F. Conley Jr., D. A. Keszler, B. J. Gibbons, and J. F. Wager, "Advancing MIM electronics: Amorphous metal electrodes," Adv. Mater., vol. 23, no. 1, pp. 74-78, Jan. 2011.
28. D. C. Kau, S. Tang, I. V. Karpov, R. Dodge, B. Klehn, J. A. Kalb, J. Strand, A. Diaz, N. Leung, J. Wu, S. Lee, T. Langtry, K. W. Chang, C. Papagianni, J. Lee, J. Hirst, S. Erra, E. Flores, N. Righos, H. Castro, and G. Spadini, "A stackable cross point phase change memory," in Proc. Tech. Dig. IEDM Te c h. D i g., 2009, pp. 617-620.
29. International Technology Roadmap for Semiconductors [Online]. Available: http://www.itrs.net, 2011
30. D. B. Strukov, "Hybrid CMOS/nanodevice circuits with tightly integrated memory and logic functionality," in Proc. Nanotech'11, vol. 2, Boston, MA, USA, Jun. 2011, pp. 9-12.
31. D. B. Strukov and A. Mishchenko, "Monolithically stackable hybrid FPGA," in Proc. Design Autom. Test Europe, Dresden, Germany, Mar. 2010, pp. 661-666.
32. A. Madhavan and D. B. Strukov, "Mapping of image and network processing tasks on high-throughput CMOL FPGA circuits," in Proc. VLSI-SoC'12, 2012, pp. 82-87.
33. H. Esmaeilzadeh, A. Sampson, M. Ringenburg, L. Ceze, D. Grossman, and D. Burger, "Adressing dark silicon challenges with disciplined approximate computing," in Proc. 4th Workshop Energy-Efficient Design, 2012, pp. 1-2.
34. J. Sartori, J. Sloan, and R. Kumar, "Stochastic computing: Embracing errors in architecture and design of processors and applications," in Proc. CASES, 2011, pp. 135-144.