A novel design and modeling paradigm for memristor-based crossbar circuits

IEEE Transactions on Nanotechnology

Volumn 11, Issue 6, 2012, Pages 1151-1159

  Vourkas, Ioannis ^a   Sirakoulis, Georgios Ch ^a  

^a DEMOCRITUS UNIVERSITY OF THRACE   (Greece)

Author keywords

Crossbar; digital logic design; memristor; quantum tunneling

Indexed keywords

CIRCUIT DESIGNS; CIRCUIT ELEMENTS; CIRCUIT MODELS; COMPUTING ARCHITECTURE; CROSS-BAR STRUCTURES; CROSSBAR; CROSSBAR CIRCUITS; DESIGN PARADIGM; DESIGN PRINCIPLES; DIGITAL LOGIC DESIGN; ELECTRICAL CHARACTERISTIC; LOGIC CIRCUIT DESIGN; MEMRISTOR; NANOSCALE CIRCUITS; NEW DESIGN; NOVEL DESIGN; QUANTUM MECHANICAL; QUANTUM TUNNELING; UNIVERSAL COMPUTATIONS;

INTEGRATED CIRCUIT MANUFACTURE; LOGIC CIRCUITS; LOGIC DESIGN; MEMRISTORS; PASSIVE FILTERS; QUANTUM THEORY; RESISTORS;

TUNNELS;

EID: 84870265323     PISSN: 1536125X     EISSN: None     Source Type: Journal    
DOI: 10.1109/TNANO.2012.2217153     Document Type: Article

References (43)

1. L. O. Chua, "Memristor-The missing circuit element," IEEE Trans. Circuit Theory, vol. 18, no. 5, pp. 507-519, Sep. 1971.
2. R. Williams, "How we found the missing memristor," IEEE Spectrum, vol. 45, no. 12, pp. 28-35, Dec. 2008.
3. D. B. Strukov, G. S. Snider, D. R. Stewart, and R. S.Williams, "The missing memristor found," Nature, vol. 453, pp. 80-83, 2008. (Pubitemid 351630336)
4. J. R. Heath, P. J. Kuekes, G. S. Snider, and R. S. Williams, "A defecttolerant computer architecture: Opportunities for nanotechnology," Science, vol. 280, pp. 1716-1721, 1998. (Pubitemid 28283489)
5. G. S. Snider, P. J. Kuekes, and R. S.Williams, "CMOS-like logic in defective, nanoscale crossbars," Nanotechnology, vol. 15, pp. 881-891, 2004.
6. G. S. Snider and R. S.Williams, "Nano/CMOS architectures using a fieldprogrammable nanowire interconnect," Nanotechnology, vol. 18, no. 3, pp. 1-11, 2007.
7. D. B. Strukov and K. K. Likharev, "CMOL FPGA: A reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices," Nanotechnology, vol. 16, pp. 888-900, 2005. (Pubitemid 40666599)
8. J. J. Yang, J. Borghetti, D. Murphy, D. R. Stewart, and R. S.Williams, "A family of electronically reconfigurable nanodevices," Adv. Mater., vol. 21, pp. 3754-3758, 2009.
9. L. I. Schiff, Quantum mechanics (International Series in Pure and Applied Physics), 3rd ed. New York: McGraw-Hill, 1968, pp. 100-104.
10. Easy Java Simulations (EJS). (2012). [Online]. Available: http://fem.um. es/Ejs/
11. M. R. Stan, P. D. Franzon, S. C. Goldstein, J. C. Lach, and M. M. Ziegler, "Molecular electronics: From devices and interconnect to circuits and architecture," Proc. IEEE, vol. 91, no. 11, pp. 1940-1957, Nov. 2003. (Pubitemid 40890797)
12. SIA/Sematech. (2000). "International Technology Roadmap for Semiconductors (ITRS)," [Online]. Available: http://www.itrs.net
13. S. H. Jo, K.-H. Kim, and W. Lu, "Programmable resistance switching in nanoscale two-terminal devices," Nano Lett., vol. 9, no. 1, pp. 496-500, 2009.
14. K.-H. Kim et al., "A functional hybrid memristor crossbar-array/CMOS system for data storage and neuromorphic applications," Nano Lett., vol. 12, pp. 389-395, 2012.
15. W. Lu, K.-H. Kim, T. Chang, and S. Gaba, "Two-terminal resistive switches (Memristors) for memory and logic applications," in Proc. 16th Asia South Pacific Design Automation Conf., 2011, pp. 217-223.
16. S. Z. Rahaman et al., "Excellent resistive switching memory: Influence of GeOx in WOx mixture," in Proc. VLSI Technol. Int. Symp. Syst. Appl., 2012, pp. 1-2.
17. S. Mondal, J.-L. Her, F.-H. Chen, S.-J. Shih, and T.-M. Pan, "Improved resistance switching characteristics in Ti-Doped Yb2O3 for resistive nonvolatile memory devices," IEEE Electron Device Lett., vol. 33, no. 6, pp. 1-3, Jul. 2012.
18. S. Yu, Y. Wu, R. Jeyasingh, D. Kuzum, and H.-S. Philip Wong, "An electronic synapse device based on metal oxide resistive switching memory for neuromorphic computation," IEEE Trans. Electron Devices, vol. 58, no. 8, pp. 2729-2737, Aug. 2011.
19. H.-D. Kim, H.-M. An, E. B. Lee, and T. G. Kim, "Stable bipolar resistive switching characteristics and resistive switching mechanisms observed in aluminum nitride-based ReRAM devices," IEEE Trans. Electron Devices, vol. 58, no. 10, pp. 3566-3573, Oct. 2011.
20. H.-S. P. Wong et al., "Metal-oxide RRAM," Proc. IEEE, vol. 100, no. 6, pp. 1951-1970, Jun. 2012.
21. I. E. Ebong and P. Mazumder, "Self-controlled writing and erasing in a memristor crossbar memory," IEEE Trans. Nanotechnol., vol. 10, no. 6, pp. 1454-1462, Nov. 2011.
22. K. Eshraghian et al., "Memristor MOS content addressable memory (MCAM): Hybrid architecture for future high performance search engines," IEEE Trans. Very Large Scale Integr. Syst., vol. 19, no. 8, pp. 1407-1416, Aug. 2011.
23. D. B. Strukov and R. S. Williams, "Four-dimensional address topology for circuits with stacked multilayer crossbar arrays," Proc. Natl. Acad. Sci. USA, vol. 106, no. 48, pp. 20155-20158, 2009.
24. P. O. Vontobel, "Writing to and reading from a nano-scale crossbar memory based on memristors," Nanotechnology, vol. 20, no. 42, pp. 1-21, 2009.
25. R. S.Williams, "Finding the missing memristor," Keynote Talk at UC San Diego CNS Winter 2010 Research Review. (2012). [Online]. Available: http://cns.ucsd.edu/files-2010/january-2010/agenda2010winterreivew. pdf
26. Y. N. Joklekar and S. J.Wolf, "The elusive memristor: Properties of basic electrical circuits," Eur. J. Phys., vol. 30, pp. 661-675, 2009.
27. D. B. Strukov, J. L. Borghetti, and R. S. Williams, "Coupled ionic and electronic transport model of thin-film semiconductor memristive behavior," Small, vol. 5, no. 9, pp. 1058-1063, May 2009.
28. D. B. Strukov and R. S.Williams, "Exponential ionic drift: Fast switching and low volatility of thin-film memristors," Appl. Phys. A Mater. Sci. Process, vol. 94, pp. 515-519, 2009.
29. M. Di Ventra, Yu. V. Pershin, and L. O. Chua, "Circuit elements with memory: Memristors, memcapacitors and meminductors," Proc. IEEE, vol. 97, no. 10, pp. 1717-1724, Oct. 2009.
30. L. O. Chua and S. M. Kang, "Memristive devices and systems," Proc. IEEE, vol. 64, no. 2, pp. 209-223, Feb. 1976.
31. Yu. V. Pershin and M. Di Ventra, "Practical approach to programmable analog circuits with memristors," IEEETrans. CircuitsSyst. I, Reg. Papers, vol. 57, no. 8, pp. 1857-1864, Aug. 2010.
32. S. Shin, K. Kim, and S. Kang, "Memristor applications for programmable analog ICs," IEEE Trans. Nanotechnol., vol. 10, no. 2, pp. 266-274, Mar. 2011.
33. L. Liu, "Engineering oxide resistive switching materials for memristive device application," Appl. Phys. A: Mater. Sc. Proc., vol. 102, no. 4, pp. 991-996, 2011.
34. N. Xu, "Characteristics and mechanism of conduction/set process in TiN/ZnO/Pt resistance switching random-access memories," Appl. Phys. Lett., vol. 92, p. 232112, 2008.
35. D. Batas and H. Fiedler, "A memristor SPICE implementation and a new approach for magnetic flux-controlled memristor modeling," IEEE Trans. Nanotechnol., vol. 10, no. 2, pp. 250-255, Mar. 2011.
36. M. M. Ziegler andM. R. Stan, "CMOS/nano co-design for crossbar-based molecular electronic systems," IEEE Trans. Nanotechnol., vol. 2, no. 4, pp. 217-230, Dec. 2003.
37. H. Yan et al., "Programmable nanowire circuits for nanoprocessors," Nature Lett., vol. 470, pp. 240-244, 2011.
38. Q. F. Xia et al., "Memristor-CMOS hybrid integrated circuits for reconfigurable logic," Nano Lett., vol. 9, pp. 3640-3645, 2009.
39. J. Borghetti et al., "A hybrid nanomemristor/transistor logic circuit capable of self-programming," Proc. Natl. Acad. Sci. USA, vol. 106, no. 6, pp. 1699-1703, 2009.
40. M. D. Pickett et al., "Switching dynamics in titanium dioxide memristive devices," J. Appl. Phys., vol. 106, no. 074508, pp. 1-6, 2009.
41. O. Kavehei, S. Al-Sarawi, K.-R. Cho, K. Eshraghian, and D. Abbott, "An analytical approach for memristive nanoarchitectures," IEEE Trans. Nanotechnol., vol. 11, no. 2, pp. 374-385, Mar. 2012.
42. M. Dong and L. Zhong, "Nanowire crossbar logic and standard cell-based integration," IEEE Trans. Very Large Scale Integr. Syst., vol. 17, no. 8, pp. 997-1007, Aug. 2009.
43. Y. Ho, G. M. Huang, and P. Li, "Dynamical properties and design analysis for nonvolatile memristor memories," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 58, no. 4, pp. 724-736, Apr. 2011.