Dynamical properties and design analysis for nonvolatile memristor memories

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 58, Issue 4, 2011, Pages 724-736

  Ho, Yenpo ^a   Huang, Garng M ^a   Li, Peng ^a  

^a Texas AandM University   (United States)

Author keywords

Charge controlled memristance; flux controlled memristance; zero net charge injection; zero net flux injection

Indexed keywords

NONVOLATILE STORAGE;

CIRCUIT ELEMENTS; DERIVED PROPERTIES; DEVICE CHARACTERISTICS; DYNAMICAL PROPERTIES; FLUX INJECTIONS; MEMORY OPERATIONS; MEMRISTANCE; RESEARCH INTERESTS;

MEMRISTORS;

EID: 79953272066     PISSN: 15498328     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2010.2078710     Document Type: Article

References (58)

1. F. Wang, "Commentary: Memristor and memristive switch mechanism," J. Nanophotonics, vol. 2, p. 020304, 2008.
2. "Editorial:Memristor-Why do we have to know about it," IETE Tech. Rev., vol. 26, no. 1, pp. 3-6, Jan. 2009.
3. G. Chen, "Leo Chua's memristor [recognitions]," IEEE Circuits Syst. Mag., vol. 8, p. 55, 2008.
4. D. B. Strukov, J. L. Borghetti, and R. S. Williams, "Coupled ionic and electronic transport model of thin-film semiconductor memristive behavior," Small, vol. 5, no. 9, pp. 1058-1063, May 2009.
5. M. Di Ventra, Y. V. Pershin, and L. O. Chua, "Circuit elements with memory:Memristors, memcapacitors andmeminductors," Proc. IEEE, vol. 97, pp. 1717-1724, 2009.
6. Z. Biolek, D. Biolek, and V. Biolkova, "Spice model of memristor with nonlinear dopant drift," Radioengineering, vol. 18, no. 2, pt. 2, pp. 210-214, Jun. 2009.
7. X. Wang, Y. Chen, H. Xi, H. Li, and D. Dimitrov, "Spintronic memristor through spin-torque-induced magnetization motion," IEEE Electron Device Lett., vol. 30, no. 3, pp. 294-297, 2009.
8. Y. Chen and X.Wang, "Compact modeling and corner analysis of spintronic memristor," in Proc. Int. Symp. IEEE/ACM NANOARCH, Mar. 2009, pp. 7-12.
9. Y. V. Pershin and M. Di Ventra, "Spin memristive systems: Spin memory effects in semiconductor spintronics," Phys. Rev. B, Condens. Matter, vol. 78, pp. 113309/1-113309/4, 2008.
10. T. Driscoll, H. T. Kim, B. G. Chae, M. Di Ventra, and D. N. Basov, "Phase-transition drivenmemristive system," Appl. Phys. Lett., vol. 95, no. 4, pp. 043 503/1-043 503/13, 2009.
11. R. Riaza, "Nondegeneracy conditions for active memristive circuits," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 57, no. 3, pp. 223-227, Mar. 2010.
12. L. O. Chua, "Memristor-The missing circuit element," IEEE Trans. Circuit Theory, vol. CT-18, pp. 507-519, Sep. 1971.
13. L. O. Chua and S. M. Kang, "Memristive devices and systems," Proc. IEEE, vol. 64, pp. 209-223, Feb. 1976.
14. L. O. Chua, "Device modeling via basic nonlinear circuit elements," IEEE Trans. Circuits Syst., vol. CAS-27, pp. 1014-1044, Nov. 1980.
15. L. Chua, "Nonlinear circuits," IEEE Trans. Circuits Syst., vol. CAS-31, no. 1, pp. 69-87, Jan. 1984.
16. L. Chua, "Nonlinear circuit foundations for nanodevices, part I: The four-element torus," Proc. IEEE, vol. 91, no. 11, pp. 1830-1859, Nov. 2003. (Pubitemid 40890789)
17. M. Itoh and L. Chua, "Memristor oscillators," J. Bifurcation Chaos, vol. 18, no. 11, 2008.
18. D. B. Strukov, G. S. Snider, D. R. Stewart, and R. S. Williams, "The missing memristor found," Nature, vol. 453, pp. 80-83, 2008. (Pubitemid 351630336)
19. G. Snider, "Computing with hysteretic resistor crossbars," Appl. Phys., vol. A80, pp. 1165-1172, 2005. (Pubitemid 40454134)
20. A. C. Cabe and S. Das, "Performance simulation and analysis of a CMOS/nano hybrid nanoprocessor system," Nanotechnology, vol. 20, no. 16, Apr. 2009.
21. G. S. Snider, "Cortical computing with memristive nanodevices," Sci-DAC Rev., vol. 10, pp. 58-65, 2008.
22. P. Vontobel, W. Robinett, P. J. Kuekes, D. R. Stewart, J. Straznicky, and R. S.Williams, "Wrting to and reading from a nano-scale crossbar memory based on memristors," Nanotechnology, no. 42, Oct. 2009.
23. "Memristor," Wikipedia [Online]. Available: http://en.wikipedia.org/ wiki/Memristor
24. Missing link' memristor created: Rewrite the textbooks?," EETimes, Apr. 2008 [Online]. Available: http://www.eetimes.com/news/ latest/showArticle. jhtml?articleID=207403521
25. J. Borghetti, Z. Li, J. Straznicky, X. Li, D. A. A. Ohlberg,W.Wu, D. R. Stewart, and R. S.Williams, "A hybrid nanomemristor/transistor logic circuit capable of self-programming," Proc. Nat. Acad. Sci. USA, vol. 106, no. 6, pp. 1699-1703, 2009.
26. P. J. Kuekes, D. R. Stewart, and R. S. Williams, "The crossbar latch: Logic value storage, restoration, and inversion in crossbar circuits," J. Appl. Phys., p. 034301, 2005.
27. T. Raja and S. Mourad, "Digital logic implementation in memristorbased crossbar," in Proc. IEEE ICCCAS 2009, pp. 939-943.
28. G. Snider, P. Kuekes, and R. S. Williams, "CMOS-like logic in defective, nanoscale crossbars," Nature Nanotechnol., 2004.
29. Q. Xia, W. Robinett, M. W. Cumbie, N. Banerjee, T. J. Cardinali, J. J. Yang, W. Wu, X. Li, W. M. Tong, D. B. Strukov, G. S. Snider, G. Medeiros-Ribeiro, and R. S. Williams, "Memristor-CMOS hybrid integrated circuits for reconfigurable logic," Nano Lett., vol. 9, no. 10, pp. 3640-3645, 2009.
30. J. Borghetti, G. S. Snider, P. J. Kuekes, J. J. Yang, D. R. Stewart, and R. S. Williams, "'Memristive' switches enable 'stateful' logic operations via material implication," Nature, vol. 464, Apr. 2010.
31. E. Lehtonen and M. Laiho, "Stateful implication logic with memristors," in Proc. Int. Symp. Nanoscale Archit., Jul. 2009, pp. 33-36.
32. Y. Pershin and M. Di Ventra, "Practical approach to programmable analog circuit with memristors," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, no. 8, pp. 1857-1864, Aug. 2009.
33. S. Shin, K. Kim, and S. Kang, "Memristor applications for programmable analog ICs," IEEE Trans. Nanotechnol. 2010, 10.1109/TNANO.2009.2038610 [Online]. Available: http://ieeexplore. ieee.org/xpl/freeabs-all.jsp?arnumber=5373864
34. S. Shin, K. Kim, and S. M. Kang, "Memristor-based fine resolution resistance and its applications," in ICCCAS, Jul. 23-25, 2009, pp. 948-951.
35. H. Kim, M. P. Sah, C. Yang, and L. O. Chua, "Memristor-based multilevel memory," in Proc. Int. Workshop CNNA, 2010, pp. 1-6.
36. M. Laiho and E. Lehtonen, "Arithmetic operations within memristorbased analog memory," in International Workshop CNNA, 2010, pp. 1-6.
37. Q. Yu, Z. Qin, J. Yu, and Y. Mao, "Transmission characteristics study of memristors based op-amp circuits," in Proc. IEEE ICCCAS 2009, pp. 974-977.
38. D. Varghese and G. Gandhi, "Memristor based high linear range differential pair," in Proc. IEEE ICCCAS 2009, pp. 935-938.
39. Y. V. Pershin and M. Di Ventra, "Experimental demonstration of associative memory with memristive neural networks," Neural Netw., vol. 23, no. 7, pp. 881-886, 2010.
40. M. Itoh and L. O. Chua, "Memristor cellular automata and memristor discrete-time cellular neural networks," Int. J. Bifurcation Chaos, vol. 19, no. 11, 2009.
41. Y. V. Pershin, S. La Fontaine, and M. Di Ventra, "Memristive model of amoeba's learning," Phys. Rev. E, vol. 80, p. 021926, 2009.
42. G. S. Snider, "Spike-timing-dependent learning in memristive nanodevices," in IEEE Int. Symp. Nano Archit., Jun. 2008, pp. 85-92.
43. B. Linares-Barranco and T. Serrano-Gotarredona, "Memristance can explain spike-time-dependent-plasticity in neural synapses," Nature Precedings Mar. 2009 [Online]. Available: http://hdl.handle.net/ 10101/npre.2009.3010.1
44. E. Lehtonen and M. Laiho, "CNN using memristors for neighborhood connections," in Proc. Int. Workshop CNNA, 2010, pp. 1-6.
45. J. Rajendran, H. Manem, and G. S. Rose, "NDR based threshold logic fabric with memristive synapses," in Proc. IEEE-NANO 2009, pp. 727-728.
46. M. J. Sharifi and Y.M. Banadaki, "General spice models for memristor and application to circuit simulation of memristor-based synapses and memory cells,"World Sci. J. Circuits Syst. Comput., vol. 19, no. 2, pp. 407-424, 2010.
47. Y. Ho, G. Huang, and P. Li, "Nonvolatile memristor memory: Device characteristics and design implications," in Proc. IEEE/ACMInt. Conf. Comput. Aided Design (ICCAD), Nov. 2009, pp. 485-490.
48. U. Kumar, "A detailed analytical study of non-linear semiconductor device modeling," Active Passive Electron. Compon., vol. 18, pp. 211-245, 1995.
49. J. J. Yang, M. D. Picket, X. M. Li, D. A. A. Ohlberg, D. R. Stewart, and R. S. Williams, "Memristive switching mechanism for metal/oxide/metal nanodevices," Nature Nanotechnol., vol. 3, pp. 429-33, Jul. 2008.
50. Y. N. Joglekar and S. J. Wolf, "The elusive memristor: Properties of basic electrical circuits," Eur. J. Phys., vol. 30, pp. 661-675, 2008.
51. F. Y. Wang, "Memristor for introductory physics," eprintarXiv.0808. 0286, Aug. 2008.
52. O. Kavehei, Y. Kim, A. Iqbal, K. Eshraghiam, S. F. Al-Sarawi, and D. Abbott, "The fourth element: Characteristics, modelling, and electromagnetic theory of the memristor," in Proc. Roy. Soc. A, Math., Phys. Eng. Sci., 2010.
53. F. Lai and Y. L. Chuang, "A new design methodology for multiport SRAM cell," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 41, no. 11, pp. 677-685, Nov. 1994.
54. A. Dayal, P. Li, and G. Huang, "Robust SRAM design via joint sizing and voltage optimization under dynamic stability constraints," J. Low Power Electron., vol. 6, p. 66, 2010.
55. G. Huang, W. Dong, Y. Ho, and P. Li, "Tracing SRAM separatrix for dynamic noise margin analysis under device mismatch," in Proc. IEEE Behav. Model. Simul. Workshop, Sep. 2007, pp. 6-10.
56. N. H. E. Weste and D. Harris, CMOS VLSI Design: A Circuits and Systems Perspective, 3rd ed. Reading, MA: Addison-Wesley, 2005.
57. J. Kim, K. D. Jones, and M. A. Horowitz, "Fast, non-Monte-Carlo estimation of transient performance variation due to device mismatch," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, no. 7, pp. 1746-1755, Jul. 2010.
58. H. Mostafa, M. Anis, and M. Elmasry, "A design-oriented soft error rate variation model accounting for both die-to-die and within-die variations in submicrometer CMOS SRAM cells," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, no. 6, pp. 1298-1311, Jun. 2010.