A memristor SPICE implementation and a new approach for magnetic flux-controlled memristor modeling

IEEE Transactions on Nanotechnology

Volumn 10, Issue 2, 2011, Pages 250-255

  Batas, Daniel ^a   Fiedler, Horst ^a  

^a TU DORTMUND UNIVERSITY   (Germany)

Author keywords

Circuit simulation; hysteresis; semiconductor device modeling; simulation program for integrated circuits emphasis (SPICE)

Indexed keywords

BEHAVIOR MODEL; CIRCUIT SIMULATORS; MEMRISTOR; MODEL EQUATIONS; NEW APPROACHES; SEMICONDUCTOR DEVICE MODELING; SIMULATION PROGRAM; SIMULATION PROGRAM FOR INTEGRATED CIRCUITS EMPHASIS (SPICE); SPICE MODEL;

CIRCUIT SIMULATION; HYSTERESIS; INTEGRATED CIRCUITS; INTEGRATION; MAGNETIC FLUX; MAGNETIC STRUCTURE; MEMRISTORS; PASSIVE FILTERS; RESISTORS; SEMICONDUCTOR DEVICE MODELS; SEMICONDUCTOR SWITCHES;

SPICE;

EID: 79951680671     PISSN: 1536125X     EISSN: None     Source Type: Journal    
DOI: 10.1109/TNANO.2009.2038051     Document Type: Article

References (22)

1. L. O. Chua, "Memristor-the missing circuit element," IEEE Trans. Circuit Theory, vol. CT-18, no. 5, pp. 507-511, Sep. 1971.
2. D. B. Strukov, G. S. Snider, D. R. Stewart, and R. S. Williams, "The missing memristor found," Nature, vol. 453, pp. 80-83, May 2008. (Pubitemid 351630336)
3. R. S. Williams, "How we found the missing memristor," IEEE Spectr. Mag., vol. 45, no. 12, pp. 28-35, Dec. 2008.
4. 2 with oxygen vacancy," in Proc. 9th Non-Volatile Memory Technol. Symp., Pacific Grove, CA, Nov. 2008, pp. 1-5.
5. M. Fujimoto, H. Koyama, M. Konagai, Y. Hosoi, K. Ishihara, S. Ohnishi, and N. Awaya, "TiO2 anatase nanolayer on TiN thin film exhibiting highspeed bipolar resistive switching," Appl. Phys. Lett., vol. 89, no. 22, pp. 223509-1-223509-3, Nov. 2006.
6. D. R. Stewart, D. A. A. Ohlberg, P. A. Beck, Y. Chen, R. S. Williams, J. O. Jeppesen, K. A Nielsen, and J. F. Stoddart, "Molecule-independent electrical switching in Pt/organic monolayer/Ti devices," Nano Lett., vol. 4, no. 1, pp. 133-136, Jan. 2004. (Pubitemid 38167878)
7. K. Kinoshita, T. Tamura, H. Aso, H. Noshiro, C. Yoshida, M. Aoki, Y. Sugiyama, and H. Tanaka, "New model proposed for switching mechanism of ReRAM," in Proc. 21st IEEE Non-Volatile Semicond. Memory Workshop, Monterey, CA, Feb. 2006, pp. 84-85. (Pubitemid 44753365)
8. L. Courtade, C. Turquat, C. Muller, J. G. Lisoni, L. Goux, and D. J. Wouters, "Improvement of resistance switching characteristics in NiO films obtained from controlled Ni oxidation," in Proc. 8th Non-Volatile Memory Technology Symposium, Albuquerque, NM, Nov. 2007, pp. 1-4.
9. K. Tsunoda, K. Kinoshita, H. Noshiro, Y. Yamazaki, T. Iizuka, Y. Ito, A. Takahashi, A. Okano, Y. Sato, T. Fukano, M. Aoki, and Y. Sugiyama, "Low power and high speed switching of Ti-doped NiO ReRAM under the unipolar voltage source of less than 3 V," in Proc. IEEE Int. Electron Devices Meet., Washington, DC, Dec. 2007, pp. 767-770.
10. 2 ," IEEE Electron Device Lett., vol. 29, no. 5, pp. 434-437, May 2008. (Pubitemid 351676302)
11. Y. Dong, G. Yu, M. C. McAlpine, W. Lu, and C. M. Lieber, "Si/a-Si core/shell nanowires as nonvolatile crossbar switches," Nano Lett., vol. 8, no. 2, pp. 386-391, Feb. 2008. (Pubitemid 351345987)
12. D. B. Strukov, G. S. Snider, D. R. Stewart, and R. S. Williams, "Corrigendum: The missing memristor found," Nature, vol. 459, p. 1154, Jun. 2009.
13. 2 memristors," IET Electron. Lett., vol. 45, no. 7, pp. 377-379, Mar. 2009.
14. W. Robinett, G. S. Snider, D. R. Stewart, J. Straznicky, and R. S.Williams, "Demultiplexers for nanoelectronics constructed from nonlinear tunneling resistors," IEEE Trans. Nanotechnol., vol. 6, no. 3, pp. 280-290, May 2007. (Pubitemid 46776281)
15. S. Tyson, G. Wicker, T. Lowrey, S. Hudgens, and K. Hunt, "Nonvolatile, high density, high performance phase-change memory," in Proc. IEEE Aerosp. Conf., Mar. 2000, vol. 5, pp. 385-390. (Pubitemid 32838121)
16. Z. G. Wang and Y. Nakamura, "Design, simulation, and realization of solid state memory element using the weakly coupled GMR effect," IEEE Trans. Magn., vol. 32, no. 2, pp. 520-526, Mar. 1996. (Pubitemid 126775766)
17. R. A. Cobley and C. D. Wright, "Parameterized SPICE model for a phasechange RAM device," IEEE Trans. Electron Devices, vol. 53, no. 1, pp. 112-118, Jan. 2006.
18. Y.-B. Liao, Y.-K. Chen, and M.-H. Chiang, "An analytical compact PCM model accounting for partial crystallization," in Proc. IEEE Electron Devices Solid-State Circuits Conf., Tainan, Taiwan, Dec. 2007, pp. 625-628. (Pubitemid 351634667)
19. H.-L. Chang, H.-C. Chang, S.-C.Yang, H.-C. Tsai, H.-C. Li, and C.W. Liu, "Improved SPICE macromodel of phase change random access memory," in Proc. Int. Symp. VLSI Des., Autom. Test, Hsinchu, Taiwan, Apr. 2009, pp. 134-137.
20. G. S. Snider and P. J. Kuekes, "Nano State machines using hysteretic resistors and diode crossbars," IEEE Trans. Nanotechnol., vol. 5, no. 2, pp. 129-137, Mar. 2006.
21. D. B. Strukov and K. K. Likharev, "A defect-tolerant architecture for nanoelectronic resistive memories," Proc. 7th Non-Volatile Memory Technol. Symp., San Mateo, CA, pp. 58-63, Nov. 2006.
22. C. Liaw, M. Kund, D. Schmitt-Landsiedel, and I. Ruge, "The conductive bridging random access memory (CBRAM): a non-volatile multi-level memory technology," in Proc. 37th Eur. Solid-State Device Res. Conf., Munich, Germany, Sep. 2007, pp. 226-229.