Design space exploration of FinFET cache

ACM Journal on Emerging Technologies in Computing Systems

Volumn 9, Issue 3, 2013, Pages

  Tang, Aoxiang ^a   Jha, Niraj K ^a  

^a Princeton University   (United States)

Author keywords

Cache; FinFETs; Power consumption; SRAM

Indexed keywords

CACHE; COOLING TECHNOLOGY; DESIGN SPACE EXPLORATION; FINFETS; HIGH-PERFORMANCE COMPUTING; LEAKAGE REDUCTION TECHNIQUES; POWER-DELAY PRODUCTS; PROCESSOR DESIGNERS;

ELECTRIC POWER UTILIZATION; MOSFET DEVICES; STATIC RANDOM ACCESS STORAGE;

INTEGRATED CIRCUITS;

EID: 84885613489     PISSN: 15504832     EISSN: 15504840     Source Type: Journal    
DOI: 10.1145/2491678     Document Type: Article

References (39)

1. ALIOTO, M. 2011. Comparative evaluation of layout density in 3T, 4T, and MT FinFET standard cells. IEEE Trans. VLSI Syst. 19, 751-762.
2. ANANTHAN, H. AND ROY, K. 2006. A fully physical model for leakage distribution under process variations in nanoscale double-gate CMOS. In Proceedings of the Design Automation Conference (DAC'06). 413-419.
3. BHOJ, A. N. AND JHA, N. K. 2010. Gated-diode FinFET DRAMs: Device and circuit design considerations. ACM J. Emerg. Technol. Comput. Syst. 6, 4.
4. BHOJ, A. N. AND JHA, N. K. 2011. Design of ultralow-leakage logic gates and flip-flops in high-performance FinFET technology. In Proceedings of the International Symposium on Quality of Electronic Design.
5. CARLSON, A., GUO, Z., BALASUBRAMANIAN, S., PANG, L. T., LIU, T. J. K., AND NIKOLIC, B. 2006. FinFET SRAM with enhanced read/write margins. In Proceedings of the International SOI Conference. 105-106.
6. CHOI, J. H.,BANSAL, A.,METERELLIYOZ.M.,MURTHY, J., AND ROY.K. 2006. Leakage power dependent temperature estimation to predict thermal runaway in FinFET circuits. In Proceedings of the International Conference on Computer-Aided Design.
7. CHOI, J. H.,MURTHY, J., AND ROY, K. 2007. The effect of process variation on device temperatures in FinFET circuits. In Proceedings of the International Conference on Computer-Aided Design. 747-751.
8. COLINGE, J. 2008. FinFETs and Other Multi-Gate Transistors. Springer, New York.
9. DATTA, A., GOEL, A., CAKICI, R. T., MAHMOODI, H., LAKSHMANAN, D., AND ROY, K. 2007. Modeling and circuit synthesis for independently controlled double gate FinFET devices. IEEE Trans. Comput.-Aid. Des. 26, 11, 1957-1966.
10. ENDO, K., OUCHI, S.-I., ISHIKAWA, Y., LIU, Y.,MATSUKAWA, T., SAKAMOTO, K.,MASAHARA, M., TSUKADA, J., ISHII, K., YAMAUCHI, H., AND SUZUKI, E. 2008. Independent-gate four-terminal FinFET SRAM for drastic leakage current reduction. In Proceedings of the International Conference on Integrated Circuit Design and Technology and Tutorial. 63-66.
11. FLAUTNER, K., KIM, N. S.,MARTIN, S., BLAAUW, D., AND MUDGE, T. 2002. Drowsy caches: Simple techniques for reducing leakage power. SIGARCH Comput. Archit. News 30, 148-157.
12. GANGWAL, S.,MUKOPADHYAY, S., AND ROY, K. 2006. Optimization for surface orientation for high-performance, low power and robust FinFET SRAM. In Proceedings of the Custom Integrated Circuits Conference. 433-436.
13. GU, J., KEANE, J., SAPATNEKAR, S., AND KIM, C. H. 2008. Statistical leakage estimation of double gate FinFET devices considering the width quantization property. IEEE Trans. VLSI Syst. 16, 206-209.
14. GUO, Z., BALASUBRAMANIAN, S., ZLATANOVICI, R., KING, T.-J., AND NIKOLIC, B. 2005. FinFET-based SRAM design. In Proceedings of the International Symposium on Low Power Electronics and Design. 2-7.
15. HAJIMIRI, A. AND HEALD, R. 1998. Design issues in cross-coupled inverter sense amplifier. In Proceedings of the IEEE International Symposium on Circuits and Systems. Vol. 2. 149-152.
16. HASSAN, Z., ALLEC, N., SHANG, L.,DICK, R. P., VENKATRAMAN, V., AND YANG, R. 2009. Multiscale thermal analysis for nanometer-scale integrated circuits. IEEE Trans. Comput.-Aid. Des. 28, 6, 860-873.
17. HU, Z., KAXIRAS, S., AND MARTONOSI, M. 2002. Let caches decay: Reducing leakage energy via exploitation of cache generational behavior. ACM Trans. Comput. Syst. 20, 161-190.
18. HUANG, X., LEE, W.-C., KUO, C.,HISAMOTO, D.,CHANG, L.,KEDZIERSKI, J.,ANDERSON, E., TAKEUCHI, H.,CHOI, Y.-K., ASANO, K., SUBRAMANIAN, V., KING, T.-J., BOKOR, J., AND HU, C. 2001. Sub-50 nm P-channel FinFET. IEEE Trans. Electron. Dev. 48, 5, 880-886.
19. JOSHI, R. V., KIM, K.,WILLIAMS, R. Q.,NOWAK, E. J., AND CHUANG, C.-T. 2007. A high-performance, low leakage, and stable SRAM row-based back-gate biasing scheme in FinFET technology. In Proceedings of the International Conference on VLSI Design. 665-672.
20. KIM, Y. B., KIM, Y.-B., AND LOMBARDI, F. 2008. Low power 8T SRAM using 32nm independent gate FinFET technology. In Proceedings of the International SOC Conference. 247-250.
21. LEE, C.-Y. AND JHA, N. K. 2009. FinFET-based dynamic power management of on-chip interconnection networks through adaptive back-gate biasing. In Proceedings of the International Conference on Computer Design.
22. LEE, C.-Y. AND JHA, N. K. 2011. CACTI-FinFET: An integrated delay and power modeling framework for FinFET-based caches under process variations. In Proceedings of the Design Automation Conference (DAC). 866-871.
23. MAHMOODI, H.,MUKHOPADHYAY, S., AND ROY, K. 2004. High performance and low power domino logic using independent gate control in double-gate SOI MOSFETs. In Proceedings of the International SOI Conference. 67-68.
24. MARTIN, M. M. K., SORIN, D. J., BECKMANN, B. M.,MARTY, M. R., XU, M., ALAMELDEEN, A. R.,MOORE, K. E.,HILL, M. D., AND WOOD, D. A. 2005. Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset. SIGARCH Comput. Archit. News 33, 92-99.
25. MISHRA, P., BHOJ, A. N., AND JHA, N. K. 2010. Die-level leakage power analysis of FinFET circuits considering process variations. In Proceedings of the International Symposium on Quality of Electronic Design.
26. MISHRA, P. AND JHA, N. K. 2010. Low-power FinFET circuit synthesis using surface orientation optimization. In Proceedings of the Design Automation and Test in Europe Conference (DATE).
27. MISHRA, P., MUTTREJA, A., AND JHA, N. K. 2008. Evaluation of multiple supply and threshold voltages for low-power FinFET circuit synthesis. In Proceedings of the International Symposium on Nanoscale Architectures. 77-84.
28. MUKHOPADHYAY, S.,MAHMOODI, H., AND ROY, K. 2005. Design of high performance sense amplifier using independent gate control in sub-50nm double-gate MOSFET. In Proceedings of the International Symposium on Quality of Electronic Design. 490-495.
29. MUTTREJA, A., AGARWAL, N., AND JHA, N. K. 2007. CMOS logic design with independent-gate FinFETs. In Proceedings of the International Conference on Computer Design. 560-567.
30. OUYANG, J. AND XIE, Y. 2008. Power optimization for FinFET based circuits using genetic algorithms. In Proceedings of the IEEE International SOC Conference. 211-214.
31. SAIRAM, T., ZHAO, W., AND CAO, Y. 2007. Optimizing FinFET technology for high-speed and low-power design. In Proceedings of the Great Lakes Symposium on VLSI. 73-77.
32. SWAHN, B. AND HASSOUN, S. 2006. Gate sizing: FinFETs vs 32nm bulk MOSFETs. In Proceedings of the Design Automation Conference (DAC). 528-531.
33. TAWFIK, S. A. AND KURSUN, V. 2008. Characterization of new static independent-gate biased FinFET latches and flip-flops under process variations. In Proceedings of the International Symposium on Quality of Electronic Design. 311-316.
34. TAWFIK, S. A. AND KURSUN, V. 2007a. High speed FinFET domino logic circuits using independent gatebiased double-gate keepers providing dynamically adjusted immunity to noise. In Proceedings of the International Conference on Microelectronics. 175-178.
35. TAWFIK, S. A. AND KURSUN, V. 2007b. Low power and stable FinFET SRAM with static independent gate bias for enhanced integration density. In Proceedings of the International Conference on Electronics, Circuits, and Systems. 443-446.
36. THOZIYOOR, S.,MURALIMANOHAR, N., AHN, J. H., AND JOUPPI, N. P. 2008. Cacti5.1 technical report. Tech. rep., HP Laboratories, Palo Alto. CA.
37. WILTON, S. J. E. AND JOUPPI, N. P. 1996. CACTI: An enhanced cache access and cycle time model. IEEE J. Solid-State Circ. 31, 5, 677-688.
38. XIONG, S. AND BOKOR, J. 2003. Sensitivity of double-gate and FinFET devices to process variations. IEEE Trans. Electron. Dev. 50, 2255-2261.
39. YANG, Y., GU, Z., ZHU, C., DICK, R. P., AND SHANG, L. 2007. ISAC: Integrated space-and-time-adaptive chippackage thermal analysis. IEEE Trans. Comput.-Aid. Des. 26, 1, 86-99.