FinFET-based SRAM design

Proceedings of the International Symposium on Low Power Electronics and Design

Volumn , Issue , 2005, Pages 2-7

  Guo, Zheng ^a   Balasubramanian, Sriram ^a   Zlatanovici, Radu ^a   King, Tsu Jae ^a   Nikolić, Borivoje ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Double gate transistors; Low power; Memory; SRAM

Indexed keywords

FEEDBACK; FIELD EFFECT TRANSISTORS; LEAKAGE CURRENTS; POWER ELECTRONICS; PRODUCT DESIGN; STANDBY POWER SYSTEMS;

DESIGN TRADEOFFS; DOUBEL GATE TRANSISTORS; LOW POWER; SRAM CELLS;

STATIC RANDOM ACCESS STORAGE;

EID: 28444488991     PISSN: 15334678     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1077603.1077607     Document Type: Conference Paper

References (20)

1. J. Wuu, D. Weiss, C.Morganti, and M. Dreesen. The Asynchronous 24MB On-chip Level-3 Cache for a Dual-Core Itanium-Family Processor. ISSCC, 2005, 488-89.
2. E. Seevinck, F. J. List and J. Lohstoh. Static-Noise Margin Analysis of MOS SRAM Cells. JSSC, 1987, 366-77.
3. X. Huang et al. Sub-50nm P-Channel FinFET, IEDM Tech. Dig., 1999, 67-70.
4. L. Mathew et al. CMOS Vertical Multiple Independent Gate Field Effect Transistor (MIGFET). IEEE SOI Conf. Dig., 2004, 187.
5. H. Pilo. SRAM Design in the Nanoscale Era. ISSCC, 2005.
6. H. Qin, Y. Cao, D. Markovic, A. Vladimirescu and J. Rabaey. SRAM Leakage Suppression by Minimizing Standby Supply Voltage. ISQED, 2004.
7. A. J. Bhavnagarwala, X. Tang and J. Meindl. The Impact of Intrinsic Device Fluctuations on CMOS SRAM Cell Stability. JSSC, 2001, 658-665.
8. S. Mukhopadhyay, H. Mahmoodi and K. Roy. Modeling and Estimation of Failure Probability due to Parameter Variations in Nano-scale SRAMs for Yield Enhancement. Symp. VLSI Circuits Dig., 2004, 64-7.
9. R.V. Joshi et al. FinFET SRAM for High-Performance Low-Power Applications. ESSCIRC, 2004, 211-4.
10. K. Zhang et al. A Fully Synchronized, Pipelined, and Re-Configurable 50Mb SRAM on 90nm CMOS Technology for Logic Applications. Symp. VLSI Circuits Dig., 2003, 253.
11. T. Devoivre et al. Validated 90nm CMOS Technology Platform with Low-k Copper Interconnects for Advanced System-on-Chip (SoC). MTDT, 2002, 157-62.
12. M. Ishida et al. A Novel 6T-SRAM Cell Technology Designed With Rectangular Patterns Scalable Beyond 0.18μm Generation and Desirable for Ultra High Speed Operation. IEDM Tech. Dig., 1998, 201-4.
13. Taurus v.2003.12, Synopsys, Inc.
14. 2 Gate Dielectrics. IEEE EDL, Vol. 24 (5), 2004, 339
15. E. J. Nowak et al. A Functional FinFET-DGCMOS SRAM Cell. IEDM Tech. Dig., 2002, 411-14
16. A. Keshavarzi et al. Leakage and Process Variation Effects in Current Testing on Future CMOS Circuits. IEEE Design & Test of Computers, Vol. 19, Issue 5, 2002, 33.
17. M. Ieong et al. Experimental Evaluation of Carrier Transport and Device Design for Planar Symmetric/Asymmetric Double-Gate/Ground-Plane CMOSFETs,IEDM, 2001, 19.6.1
18. M. Yamaoka et al. Low Power SRAM Menu for SOC Application Using Yin-Yang-Feedback Memory Cell Technology. Symp. VLSI Circuits Dig., 2004, 288-9.
19. K. Zhang et al. A 3GHz 70Mb SRAM in 65nm CMOS Technology with Integrated Column-Based Dynamic Power Supply. ISSCC, 2005, 474-5.
20. A. Asenov et al., Simulation of intrinsic parameter fluctuations in decananometer and nanometer-scale MOSFETs , IEEE TED, vol. 50(9), 1837.