Design of high performance sense amplifier using independent gate control in sub-50nm double-gate MOSFET

Proceedings - International Symposium on Quality Electronic Design, ISQED

Volumn , Issue , 2005, Pages 490-495

  Mukhopadhyay, Saibal ^a   Mahmoodi, Hamid ^a   Roy, Kaushik ^a  

^a PURDUE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DOUBLE GATE MOSFET; DOUBLE-GATE TRANSISTORS; DYNAMIC POWER; GATE CONTROL; IMPROVE PERFORMANCE; INDEPENDENT CONTROL; NANOSCALE CIRCUITS; SENSE AMPLIFIER;

DESIGN;

EID: 33748558677     PISSN: 19483287     EISSN: 19483295     Source Type: Conference Proceeding    
DOI: 10.1109/ISQED.2005.44     Document Type: Conference Paper

References (15)

1. H-S.P. Wong, et. al, "Device design considerations for double-gate, ground-plane, single-gated ultra-thin SOI MOSFET at the 25nm channel length generation", in IEDM, 1998, pp. 407-410
2. E. Nowak, et. al, "Turning silicon on its edge", IEEE Circuits & Device Magazine, Jan/Feb 2004, pp. 20-31.
3. J. Kedzierski, et. al., "High-performance symmetric-gate and CMOS-compatible asymmetric gate FinFET device", IEDM, 2001, pp. 437-440.
4. J. Kedzierski, et. al., "Metal gate FinFET and fully depleted SOI devices using total gate silicidation", IEDM, 2002, pp. 247-250.
5. L. Wei, et. al., "Vertically integrated SOI circuits for low-power and high-performance applications", IEEE Transactions on VLSI Systems, vol. 10, no. 3, June 2002, pp. 351-362
6. D. Fried, et. al, "A Fin-type independent-double-gate NFET", Device Research Conference, 2003, pp. 45-46.
7. L. Mathew, et. al, "CMOS vertical multiple independent gate field effect transistors (MIGFET)", IEEE Int. SOI Conference, 2004, pp. 187-188.
8. H. Mahmoodi, et. al, "High-performance and low-power domino logic using independent gate control in Double-Gate SOI MOSFETs", IEEE Int. SOI Conference, 2004, pp. 67-68.
9. A. Kumar, et. al, "Low voltage and performance tunable CMOS circuit design using independently driven Double-gate MOSFETs", IEEE Int. SOI Conference, 2004, pp. 119-120.
10. T. Cakici, et. al, "A low power four transistor Schmitt Trigger for asymmetric double gate fully depleted SOI devices", IEEE Int. SOI Conference, 2003, pp. 21-22.
11. T. Kobayashi, et. al, "A currentcontolled latch sense amplifier and a static power-saving input buffer for low-power architecture," IEEE J. Solid-State Circuits, vol. 28, Apr., 1993, pp. 523-527.
12. B. Wicht, et. al, "Yield and speed optimization of a latch type voltage sense amplifier", IEEE Journal of Solid-State Circuits, vol. 39, July, 2004, pp. 1148-1158.
13. MEDICI: 2-D device simulation program, Synopsys Inc.
14. R. Zhang, et. al, "Low-power high-performance double-gate fully depleted SOI circuit design", IEEE Transactions on Electron Devices, vol. 49 May, 2002, pp.852-862.
15. Q. Chen, et. al, "A comparative study of threshold variations in symmetric and asymmetric undoped double-gate MOSFETs", IEEE Int. SOI Conference, 2002, pp. 30-31.