-
1
-
-
0033329310
-
Sub 50-nm FinFET: pMOS
-
X. Huang, W.-C. Lee, C. Kuo, D. Hisamoto, L. Chang, J. Kedzierski, E. Anderson, H. Takeuchi, Y.-K. Choi, K. Asano, V. Subramanian, T.-J. King, J. Bokor, and C. Hu, "Sub 50-nm FinFET: pMOS," in IEDM Tech. Dig., 1999, pp. 67-70.
-
(1999)
IEDM Tech. Dig.
, pp. 67-70
-
-
Huang, X.1
Lee, W.-C.2
Kuo, C.3
Hisamoto, D.4
Chang, L.5
Kedzierski, J.6
Anderson, E.7
Takeuchi, H.8
Choi, Y.-K.9
Asano, K.10
Subramanian, V.11
King, T.-J.12
Bokor, J.13
Hu, C.14
-
2
-
-
0035716615
-
3-D analytical sub-threshold and quantum mechanical analysis of double-gate MOSFET
-
G.Gen Pei, V. Narayanan, Z. Liu, and E. C. Kan, "3-D analytical sub-threshold and quantum mechanical analysis of double-gate MOSFET," in IEDM Tech. Dig., 2001, pp. 103-106.
-
(2001)
IEDM Tech. Dig.
, pp. 103-106
-
-
Pei, G.1
Narayanan, V.2
Liu, Z.3
Kan, E.C.4
-
3
-
-
0035694506
-
Analytic solutions of charge and capacitance in symmetric and asymmetric double-gate MOSFETs
-
Dec.
-
Y. Taur, "Analytic solutions of charge and capacitance in symmetric and asymmetric double-gate MOSFETs," IEEE Trans. Electron Devices, vol. 48, pp. 2861-2869, Dec. 2001.
-
(2001)
IEEE Trans. Electron Devices
, vol.48
, pp. 2861-2869
-
-
Taur, Y.1
-
4
-
-
0035717948
-
Sub-20 nm CMOS FinFET technologies
-
Y.-K. Choi, N. Lindert, P. Xuan, S. Tang, D. Ha, E. Anderson, T.-J. King, J. Bokor, and C. Hu, "Sub-20 nm CMOS FinFET technologies," in IEDM Tech. Dig., 2001, pp. 421-424.
-
(2001)
IEDM Tech. Dig.
, pp. 421-424
-
-
Choi, Y.-K.1
Lindert, N.2
Xuan, P.3
Tang, S.4
Ha, D.5
Anderson, E.6
King, T.-J.7
Bokor, J.8
Hu, C.9
-
5
-
-
0033281305
-
Monte Carlo modeling of threshold variation due to dopant fluctuations
-
D. J. Frank, Y. Taur, M. Teong, and H.-S. P. Wong, "Monte Carlo modeling of threshold variation due to dopant fluctuations," in VLSI Tech. Dig., 1999, pp. 169-170.
-
(1999)
VLSI Tech. Dig.
, pp. 169-170
-
-
Frank, D.J.1
Taur, Y.2
Teong, M.3
Wong, H.-S.P.4
-
6
-
-
0036931219
-
Investigation of realistic dopant fluctuation induced device characteristics variation for Sub-100 nm CMOS by using atomic 3-D process/ device simulator
-
T. Ezaki, T. Ikezawa, and M.Masami Hane, "Investigation of realistic dopant fluctuation induced device characteristics variation for Sub-100 nm CMOS by using atomic 3-D process/device simulator," in IEDM Tech. Dig., 2002, pp. 311-314.
-
(2002)
IEDM Tech. Dig.
, pp. 311-314
-
-
Ezaki, T.1
Ikezawa, T.2
Hane, M.3
-
7
-
-
0035716644
-
Experimental evidences of quantum-mechanical effects on low-field mobility, gate-channel capacitance, and threshold voltage of ultrathin body SOI MOSFETs
-
K. Uchida, J. Koga, R. Ohba, T. Numata, and S. Takagi, "Experimental evidences of quantum-mechanical effects on low-field mobility, gate-channel capacitance, and threshold voltage of ultrathin body SOI MOSFETs," in IEDM Tech. Dig., 2001, pp. 633-636.
-
(2001)
IEDM Tech. Dig.
, pp. 633-636
-
-
Uchida, K.1
Koga, J.2
Ohba, R.3
Numata, T.4
Takagi, S.5
-
8
-
-
0034246556
-
Experimental evidence for quantum mechanical narrow channel effect in ultra-narrow MOSFETs
-
Aug.
-
H. Majima, H. Ishikuro, and T. Hiramoto, "Experimental evidence for quantum mechanical narrow channel effect in ultra-narrow MOSFETs," IEEE Electron Device Lett., vol. 21, pp. 396-398, Aug. 2000.
-
(2000)
IEEE Electron Device Lett.
, vol.21
, pp. 396-398
-
-
Majima, H.1
Ishikuro, H.2
Hiramoto, T.3
-
9
-
-
0034784827
-
Ultra-thin body pMOSFETs with selectively deposited Ge source/drain
-
Y.-K. Choi, D. Ha, T.-J. King, and C. Hu, "Ultra-thin body pMOSFETs with selectively deposited Ge source/drain," in VLSI Tech. Dig., 2001, pp. 19-20.
-
(2001)
VLSI Tech. Dig.
, pp. 19-20
-
-
Choi, Y.-K.1
Ha, D.2
King, T.-J.3
Hu, C.4
|