Optimization of surface orientation for high-performance, low-power and robust FinFET SRAM

Proceedings of the Custom Integrated Circuits Conference

Volumn , Issue , 2006, Pages 433-436

  Gangwal, Saakshi ^a   Mukhopadhyay, Saibal ^a   Roy, Kaushik ^a  

^a Purdue University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

FIELD EFFECT TRANSISTORS; LEAKAGE CURRENTS; SPURIOUS SIGNAL NOISE;

FINFET SRAM CELL; STATIC NOISE MARGIN; SURFACE ORIENTATION;

STATIC RANDOM ACCESS STORAGE;

EID: 39049151711     PISSN: 08865930     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CICC.2006.321009     Document Type: Conference Paper

References (8)

1. L. Chang, et. al. IEEE TED, pp. 1621-27, Oct. 2004.
2. MEDICI Version V-2003.12-0, Synopsys.
3. M. Yang, et. al. IEEE EDL, pp. 339-41, May 2003.
4. J. Rabaey, et. al., Digital Integrated Circuits, Prentice Hall, 2002.
5. Z. Guo, et. al., ISLPED, 2005.
6. B Goebel, et al., IEEE TED, pp. 897-906, May 2001.
7. R. F. Pierret, Advanced Semiconductor Fundamental, Vol vi, 2003.
8. L. Chang, et. al. VLSI Technology, pp. 128-129, June. 2005