A3MAP: Architecture-aware analytic mapping for networks-on-chip

ACM Transactions on Design Automation of Electronic Systems

Volumn 17, Issue 3, 2012, Pages

  Jang, Wooyoung ^a   Pan, David Z ^b  

^a SAMSUNG Electronics   (South Korea)

^b The University of Texas at Austin   (United States)

Author keywords

Application mapping; Genetic algorithm; Homogeneous heterogeneous processing element; Mixed integer quadratic programming; Network on chip; Successive relaxation algorithm

Indexed keywords

APPLICATION MAPPING; MIXED INTEGER QUADRATIC PROGRAMMING; NETWORK ON CHIP; PROCESSING ELEMENTS; RELAXATION ALGORITHM;

CONFORMAL MAPPING; ENERGY UTILIZATION; GENETIC ALGORITHMS; VLSI CIRCUITS;

NETWORK ARCHITECTURE;

EID: 84877917626     PISSN: 10844309     EISSN: 15577309     Source Type: Journal    
DOI: 10.1145/2209291.2209299     Document Type: Article

References (48)

1. AIMMS. 2012. Optimization software for operations research applications. http://www.aimms.com
2. BORKAR, S. 2007. Thousand core chips: A technology perspective. In Proceedings of the IEEE/ACM Design Automation Conference (DAC'07).
3. BENINI, L. AND MICHELI, D. G. 2002. Network on chips: A new SoC paradigm. Comput. 35, 1, 70-78. (Pubitemid 34069383)
4. BOLOTIN, E., CIDON, I., GINOSAR, R., AND KOLODNY, A. 2007. Routing table minimization for irregular mesh NoCs. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE'07). 1-6.
5. CARVALHO, E., CALAZANS, N., AND MORAES, F. 2007. Heuristics for dynamic task mapping in NoC-based heterogeneous MPSOCs. In Proceedings of the International Workshop on Rapid System Prototyping. 34-40. (Pubitemid 47432073)
6. CHAN, J. AND PARAMESWARAN, S. 2008. NoCOUT: NoC topology generation with mixed packet-switched and point-to-point networks. In Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC'08).
7. CHANG, J. M. AND PEDRAM, M. 2000. Codex-dp: Co-Design of communicating systems using dynamic programming. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. 10, 7, 732-744.
8. CHANG, P. C., WU, I.W., SHANN, J. J., ANDCHUNG, C. P. 2008. ETAHM: An energy-aware task allocation algorithm for heterogeneous multiprocessor. In Proceedings of the IEEE/ACM Design Automation Conference (DAC'08). 776-779.
9. CHATHA, S. K., SRINIVASAN, K., AND KONJEVOD, G. 2008. Automated techniques for synthesis of application specific network-on-chip architectures. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. 27, 8.
10. CHEN, G., LI, F., SON, W. S., AND KANDEMIR, M. 2008. Application mapping for chip multiprocessor. In Proceedings of the IEEE/ACM Design Automation Conference (DAC'08). 620-625.
11. CHOU, C. L., OGRAS, Y. U., AND MARCULESCU, R. 2008. Energy-and performance-aware incremental mapping for networks on chip with multiple voltage levels. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. 27, 10, 1866-1879.
12. DALLY, J. W. AND TOWLES, B. 2001. Route packets, not wires: On-Chip interconnection networks. In Proceedings of the IEEE/ACM Design Automation Conference (DAC'01). 746-749.
13. DICK, P. R. 2012. Embedded system synthesis benchmarks suites (E3S). http://www.ece.northwestern. edu/?dickrp/e3s/
14. DICK, P. R., RHODES, L. D., ANDWOLF, W. 1998. TGFF: Task graphs for free. In Proceedings of the International Workshop on Hardware/Software Codesign. 97-101.
15. DUTTA, S., JENSEN, R., AND RIECKKMANN, A. 2001. Viper: A multiprocessor SoC for advanced set-top box and digital tv systems. IEEE Des. Test Comput. 18, 5, 21-31. (Pubitemid 32903090)
16. FARUQUE, A. A. M., KRIST, R., AND HENKEL, J. 2008. ADAM: Run-Time agent-based distributed application mapping for on-chip communication. In Proceedings of the IEEE/ACM Design Automation Conference (DAC'08). 760-765.
17. GHOSH, P., SEN, A., AND HALL, A. 2009. Energy efficient application mapping to NoC processing elements operating at multiple voltage levels. In Proceedings of the International Symposium on Networks-on-Chip. 80-85.
18. GOPALAKRISHNAN, P., LI, X., AND PILEGGI, L. 2006. Architecture-Aware fpga placement using metric embedding. In Proceedings of the IEEE/ACM Design Automation Conference (DAC'06). 460-465. (Pubitemid 47113942)
19. GROSSMANN, E. I. AND KRAVANJA, Z. 1997. Mixed-Integer Nonlinear Programming: A Survey of Algorithms and Applications, Large-Scale Optimization with Applications, Part II: Optimal Design and Control. A. R. Conn, L. T. Biegler, T. F. Coleman, and F. N. Santosa, Eds. Springer.
20. HANSSON, A., GOOSSENS, K., AND RADULESCU, A. 2005. A unified approach to constrained mapping and routing on network-on-chip architectures. In Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis (CODES + ISSS'05). 75-80. (Pubitemid 41551288)
21. HE, O., DONG, S., JANG, W., BIAN, J., AND PAN, Z. D. 2011. UNISM: Unified scheduling and mapping for general networks on chip. IEEE Trans. VLSI Syst. 99, 1-14.
22. HMETIS. 2012. Hypergraph and circuit partitioning. http://glaros.dtc.umn. edu/gkhome/views/metis
23. HOLSMARK, R., PALESI, M., AND KUMAR, S. 2008. Deadlock free routing algorithms for irregular mesh topology NoC systems with rectangular regions. J. Syst. Archit. 54, 3-4, 384-396.
24. HU, J. AND MARCULESCU, R. 2003. Energy-Aware mapping for tile-based NoC architectures under performance constraints. In Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC'03). 233-239.
25. HU, J. ANDMARCULESCU, R. 2005. Communication and task scheduling of application-specific networks-on-chip. IEEE Proc. Comput. Digit. Tech. 152, 5, 643-651. (Pubitemid 41328883)
26. JANG, W. 2011. Architecture and physical design for advanced networks-on-chip. Ph.D. dissertation, University of Texas at Austin.
27. JANG, W. AND PAN, Z. D. 2010a. A3MAP: Architecture-Aware analytic mapping for networks-onchip. In Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC'10). 523-528.
28. JANG, W. AND PAN, Z. D. 2010b. An SDRAM-aware router for networks-on-chip. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. 20, 10, 1572-1585.
29. JANG, W., DING, D., AND PAN, Z. D. 2010. Voltage and frequency island optimizations for many-core/NoC designs. In Proceedings of the International Conference on Green Circuits and Systems. 217-220.
30. JANG, W. AND PAN, Z. D. 2011a. A voltage-frequency island aware energy optimization framework for networkson-chip. IEEE J. Emerg. Select. Topics Circ. Syst. 1, 3, 420-432.
31. JANG, W. AND PAN, Z. D. 2011b. Application-Aware NoC design for efficient sdram access. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. 30, 10, 1521-1533.
32. JANG, W., HE, O., YANG, J. S., AND PAN, Z. D. 2011. In Proceedings of the International Conference on Computer-Aided Design. 207-212.
33. LE BEUX, S., BOIS, G., NICOLESCU, G., LANGEVIN, M., AND PAULIN, P. 2010. Combining mapping and partitioning exploration for NoC-based embedded systems. J. Syst. Archit. 56, 7, 223-232.
34. MARKOVSKY, Y., PATEL, Y., AND WAWRZYNEK, J. 2009. Using adaptive routing to compensate for performance heterogeneity. In Proceedings of the International Symposium on Networks on Chip. 12-21.
35. MATOUSEK, J. 2002. Lectures in Discrete Geometry. Springer.
36. MURALI, S., MELONI, P., ANGIOLINI, F., ATIENZA, D., CARTA, S., BENINI, L., MICHELI, D. G., AND RAFFO, L. 2007. Designing application-aware networks on chips with floorplan information. In Proceedings of the International Conference on Computer-Aided Design.
37. MURALI, S. AND MICHELI, D. G. 2004. Bandwidth-Constrained mapping of cores onto NoC architecture. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE'04). 896-901.
38. OLIVER, I., SMITH, D., AND HOLLAND, J. 1987. A study of permutation crossover operators on the traveling salesman problem. In Proceedings of the Conference on Genetic Algorithms. 224-230.
39. SAHNI, S. AND GONZALEZ, T. 1976. P-Complete approximation problems. J. ACM 23, 3, 555-565.
40. SCHAFER, F. F. M., HOLLSTEIN, T., ZIMMER, H., AND GLESNER, M. 2005. Deadlock-Free routing and component placement for irregular mesh-based network-on-chip. In Proceedings of the International Conference on Computer-Aided Design. 238-245. (Pubitemid 44815722)
41. SHIN, D. AND KIM, J. 2004. Power-Aware communication optimization for networks-on-chip with voltage scalable links. In Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis. 170-175. (Pubitemid 40457623)
42. SINGH, A. K., JIGANG, W., PRAKASH, A., AND SRIKANTHAN, T. 2009. Efficient heuristics for minimizing communication overhead in NoC-based heterogeneous MPSoC platforms. In Proceedings of the International Symposium on Rapid System Prototyping. 55-60.
43. SINGH, A. K., SRIKANTHAN, T., KUMAR, A., AND JIGANG, W. 2010. Communication-Aware heuristics for runtime task mapping on NoC-based MPSoC platforms. J. Syst. Archit. 56, 7, 242-255.
44. th PROGRESS Workshop on Embedded Systems. 185-192.
45. STMICROELECTRONICS. 2012. Nomadik multimedia processors. http://www.st.com
46. TEXAS INSTRUMENTS. 2012. Wireless handset solutions: OMAP platform. http://www.ti.com
47. th International Conference on Parallel and Distributed Computing. 910-919.
48. VAN DER TOL, B. E. AND JASPERS, G. T. E. 2002. Mapping of the mpeg-4 decoding on flexible architecture platform. In Proce. SPIE 4674, 1, 1-13.