A communication-aware topological mapping technique for NoCs

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 5168 LNCS, Issue , 2008, Pages 910-919

  Tornero, Rafael ^a   Orduña, Juan M ^a   Palesi, Maurizio ^b   Duato, José ^c  

^a UNIVERSITY OF VALENCIA   (Spain)

^b UNIVERSITY OF CATANIA   (Italy)

^c UNIVERSITAT POLITÈCNICA DE VALÈNCIA   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

BIOLOGICAL MATERIALS; CHLORINE COMPOUNDS; COMMUNICATION; ENERGY POLICY; MICROPROCESSOR CHIPS; SYSTEMS ENGINEERING; TELECOMMUNICATION; TOPOLOGY;

ENERGY CONSUMPTION; EVALUATION RESULTS; EXPERIMENTAL VALIDATIONS; NETWORK LATENCIES; NETWORK MODELLING; NETWORK NODES; NETWORK PERFORMANCES; NETWORKS-ON-CHIP; ON-CHIP COMMUNICATIONS; PARALLEL PROCESSING; PROCESSOR CORES; TOPOLOGICAL MAPPING;

CONFORMAL MAPPING;

EID: 51849137889     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-85451-7_98     Document Type: Conference Paper

References (15)

1. Dally, W.J., Towles, B.: Route packets, not wires: On-chip interconnection networks. In: Proceedings of Design Automation Conference, pp. 684-689 (2001)
2. Ascia, G., Catania, V., Palesi, M.: Mapping cores on network-on-chip. International Journal of Computational Intelligence Research 1(1-2), 109-126 (2005)
3. Lei, T., Kumar, S.: A two-step genetic algorithm for mapping task graphs to a netword on chip architecture. In: Proceedings of the Euromicro Symposium on Digital System Design (DSD 2003), IEEE Computer Society Press, Los Alamitos (2003)
4. Hu, J., Marculescu, R.: Energy-and-performance-aware mapping for regular noc architectures. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems 24(4), 551-562 (2005)
5. Garey, M.R., Johnson, D.S.: Computers and intractability: a guide to the theory of NP-completeness. Freeman and Company, New York (1979)
6. Schafer, M., Hollstein, T., Zimmer, H., Glesner, M.: Deadlock-free routing and component placement for irregular mesh-based networks-on-chip. In: Proceedings of IEEE/ACM International Conference on Computer-Aided Design, 2005 (ICCAD 2005), pp. 238-245 (2005)
7. Bolotin, E., Cidon, I., Ginosar, R., Kolodny, A.: Routing table minimization for irregular mesh nocs. In: Proceedings of Design, Automation & Test in Europe Conference & Exhibition (DATE 2007), pp. 1-6 (2007)
8. Orduña, J., Silla, F., Duato, J.: On the development of a communication-aware task mapping technique. Journal of Systems Architecture 50(4), 207-220 (2004)
9. Chang, J.M., Pedram, M.: Codex-dp: Co-design of communicating systems using dynamic programming. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 19(7), 732-744 (2002)
10. Varatkar, G., Marculescu, R.: Traffic analysis for on-chip networks design of multimedia applications. In: ACM/IEEE Design Automation Conference, June 2002, pp. 510-517 (2002)
11. Arnau, V., Orduña, J., Ruiz, A., Duato, J.: On the characterization of interconnection networks with irregular topology: A new model of communication cost. In: Proceedings of IASTED International Conference on Parallel and Distributed Computing and Systems (PDCS 1999), pp. 1-6 (1999)
12. Haupt, R.L., Haupt, S.E.: Practical Genetic Algorithms. Willey (1997)
13. Laarhoven, P.J., Aarts, E.: Simulated Annealing: Theory and Applications. Mathematics and its Applications, vol. 37. Springer, Heidelberg (1987)
14. Festa, P., Resende, M.: Grasp: An annotated bibliography. In: Hansen, P., Ribeiro, C. (eds.) Essays and Surveys on Metaheuristics, pp. 325-367. Kluwer Academic Publishers, Dordrecht (2002)
15. Duato, J., Yalamanchili, S., Ni, L.: Interconnection Networks: An Engineering Approach. IEEE Computer Society Press, Los Alamitos (1997)