Using adaptive routing to compensate for performance heterogeneity

Proceedings - 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip, NoCS 2009

Volumn , Issue , 2009, Pages 12-21

  Markovsky, Yury ^a   Patel, Yatish ^a   Wawrzynek, John ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ADAPTIVE ROUTING; BANDWIDTH DEGRADATION; COMMUNICATION LOAD; HETEROGENEOUS CORES; MANUFACTURING VARIATION; MULTICORE ARCHITECTURES; NETWORK SATURATION; NON-UNIFORM ACCESS; OPERATING POINTS; PARAMETRIC VARIATION; POWER EFFICIENT; RESOURCE REQUIREMENTS; RUNTIMES; SHARED RESOURCES; STOCHASTIC VARIATION; SYSTEMATIC VARIATION; VOLTAGE-FREQUENCY ISLANDS; WORST CASE;

BANDWIDTH; BIOLOGICAL MATERIALS; ELECTRIC NETWORK TOPOLOGY; MICROPROCESSOR CHIPS;

ROUTERS;

EID: 70349814674     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/NOCS.2009.5071440     Document Type: Conference Paper

References (15)

1. V. Betz and J. Rose. VPR: A new packing, placement and routing tool for FPGA research. In W. Luk, P. Y. Cheung, and M. Glesner, editors, Field-Programmable Logic and Applications, pages 213-222. Springer-Verlag, Berlin, 1997.
2. C.-L. Chou, U. Ogras, and R. Marculescu. Energy- and performance-aware incremental mapping for networks on chip with multiple voltage levels. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 27:1866-1879, October 2008.
3. H. DeMan. Ambient intelligence: Giga-scale dreams and nano-scale realities. In ISSCC, Keynote Speech, Feb 2005.
4. M. Elgebaly and M. Sachdev. Efficient adaptive voltage scaling system through on-chip critical path emulation. In ISLPED'04: Proceedings of the 2004 international symposium on Low power electronics and design, pages 375-380, New York, NY, USA, 2004. ACM.
5. L. Guang and A. Jantsch. Adaptive power management for the on-chip communication network. In DSD'06: Proceedings of the 9th EUROMICRO Conference on Digital System Design, pages 649-656, Washington, DC, USA, 2006. IEEE Computer Society.
6. J. Hu and R. Marculescu. Dyad: Smart routing for networks-on-chip. In Design Automation Conference, June 2004.
7. K. Jeong, A. Kahng, and K. Samadi. Quantified impacts of guardband reduction on design process outcomes. In International Symposium on Quality Electronic Design, March 2008.
8. M. Millberg, E. Nilsson, R. Thid, S. Kumar, and A. Jantsch. The nostrum backbone - a communication protocol stack for networks on chip. In VLSID'04: Proceedings of the 17th International Conference on VLSI Design, page 693, Washington, DC, USA, 2004. IEEE Computer Society.
9. S. Nassif. Delay variability: sources, impacts and trends. In IEEE ISSCC, pages 368-369, 2000.
10. E. Nilsson, M. Millberg, J. Oberg, and A. Jantsch. Load distribution with the proximity congestion awareness in a network on chip. In DATE'03: Proceedings of the conference on Design, Automation and Test in Europe, page 11126, Washington, DC, USA, 2003. IEEE Computer Society.
11. U. Y. Ogras, R. Marculescu, P. Choudhary, and D. Marculescu. Voltage-frequency island partitioning for gals-based networks-on-chip. In Proc. IEEE/ACM Design Automation Conf, San Diego, June 2007.
12. A. Singh, W. J. Dally, A. K. Gupta, and B. Towles. Adaptive channel queue routing on k-ary n-cubes. In SPAA'04: Proceedings of the sixteenth annual ACM symposium on Parallelism in algorithms and architectures, pages 11-19, New York, NY, USA, 2004. ACM.
13. E. Talpes and D. Marculescu. Toward a multiple clock/voltage island design style for power-aware processors, 2005.
14. J. W Tschanz, J. T. Kao, S. G. Narendra, R. Nair, D. A. An-toniadis, A. P. Ch, S. Member, and V. De. Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage. In IEEE JSSC, pages 1396-1402, 2002.
15. F. Worm, P. Ienne, P. Thiran, and G. D. Micheli. A robust self-calibrating transmission scheme for on-chip networks. IEEE Trans. VLSI Systems, 13(1): 126-139, 2005.