Codex-dp: co-design of communicating systems using dynamic programming

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 19, Issue 7, 2000, Pages 732-744

  Chang, Jui Ming ^a   Pedram, Massoud ^b  

^a HEWLETT PACKARD LABORATORIES   (United States)

^b University of Southern ^*  (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATIONAL METHODS; COMPUTER HARDWARE; COMPUTER SOFTWARE; DYNAMIC PROGRAMMING; GRAPH THEORY; SCHEDULING; SYSTEMS ANALYSIS;

ASYNCHRONOUS INTEGRATED CIRCUITS; BLOCKING COMMUNICATION; COARSE GRAIN TASK GRAPH; MIDWAY COMMUNICATION; NONBLOCKING COMMUNICATION; SYSTEM LEVEL PARTITIONING;

COMPUTER AIDED DESIGN;

EID: 0034226675     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/43.851989     Document Type: Article

References (19)

1. R. Gupta and G.D. Micheli, "System-level synthesis using re-programmable components," presented at the Eur. Design Automation Conf., 1992.
2. R. Ernst, J. Henkel, and Th. Benner, "Hardware/software co-synthesis for microcontrollers," IEEE Design and Test Mag., vol. 10, Dec. 1993.
3. G. De Micheli, Hardware/Software Co-Design, M. Sami, Ed. Norwell, MA: Kluwer Academic, 1995, p. 22, 84, 85, 96, 217.
4. T.-Y. Yen and W. Wolf, "Communication synthesis for distributed embedded systems," presented at the IEEE Int. Conf. Computer-Aided Design, 1995.
5. A. Bender, "MILP-based task mapping for heterogenous multiprocessor systems," presented at the Eur. Design Automation Conf., 1996.
6. B.P. Dave, G. Lakshminarayana, and N. Jha, "Cosyn: Hardware-software co-synthesis of embedded systems," presented at the IEEE-ACM Design Automation Conf., 1997.
7. A. Jantsch, P. Ellervee, J. Oberg, A. Hemani, and H. Tenhunen, "Hardware/software partitioning and minimizing memory interface traffic," presented at the Eur. Design Automation Conf., 1994.
8. P. Knudsen and J. Madsen, "PACE: A dynamic programming algorithm for hardware/software partitioning," presented at the IEEE Int. Workshop Hardware/Software Codesign, 1996.
9. M. Garey and D. Johnson, Computers and Intractability: A Guide to the Theory ofNP-Conpleteness. San Francisco, CA: Freeman, 1979.
10. J. D'Ambrosio and X Hu, "Configuration-leverl hardware/software partitioning of real-time embedded systems," presented at the IEEE Int. Workshop Hardware/Software Codesign, 1994.
11. S. Narayan and D.D. Gajski, "Synthesis of system-level bus interface," presented at the Eur. Design Automation Conf., 1994.
12. S. Prakash and A. Parker, "SOS: Synthesis of application-specific heterogeneous multiprocessor systems," J. Parallel Distributed Computing, vol. 16, Dec. 1992.
13. T. Benner, R. Ernst, and A Österling, "Scalable performance scheduling for hardware-software co-synthesis," presented at the Eur. Design Automation Conf., 1995.
14. J.-M. Chang and M. Pedram, "Energy minimization using multiple supply voltages," presented at the Int. Symp. Low-Power Electronic and Design, Aug. 1996.
15. J.-M. Davaeu, T. Ismail, and A.A. Jerraya, "Synthesis of system-level communication by allocation-based approach," presented at the IEEE Int. Symp. System Synthesis, 1995.
16. [ 16] W.-N. Li, A. Lim, P. Agrawal, and S. Sahni, "On the circuit implementation problem," presented at the IEEE-ACM Design Automation Conf., 1992.
17. F. Maamari and J. Rajski, "A reconvergent fanout analysis for efficient exact fault simulation of combinational circuits," presented at the IEEE Int. Symp. Fault-Tolerant Computing, 1988.
18. T. Cormen, C. Leiserson, and R. Rivest, Introduction to Algorithms. Cambridge, MA: The MIT Press, 1990.
19. R. Steele, Mobile Radio Communications. London, U.K.: Pentech, 1995.