SOI-based devices and technologies for high voltage ICs

Proceedings of the IEEE Bipolar/BiCMOS Circuits and Technology Meeting

Volumn , Issue , 2007, Pages 74-81

  Udrea, Florin ^a,b  

^a UNIVERSITY OF CAMBRIDGE   (United Kingdom)

^b CamSemi   (United Kingdom)

Author keywords

High voltage integrated circuits; LDMOSFET; LIGBT; Power ICs; SOI technology

Indexed keywords

DIELECTRIC DEVICES; ELECTRIC BREAKDOWN; ELECTRIC SWITCHES; MOS DEVICES; SILICON ON INSULATOR TECHNOLOGY;

DIELECTRIC ISOLATION; HIGH VOLTAGE INTEGRATED CIRCUITS (HVIC); SUPERJUNCTIONS;

DIGITAL INTEGRATED CIRCUITS;

EID: 39049173039     PISSN: 10889299     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/BIPOL.2007.4351842     Document Type: Conference Paper

References (52)

1. C. Contiero, A. Andreini, P. Galbiati, "Roadmap differentiation and emerging trends in BCD technology", Proc ESSDERC 2002, p. 275
2. Piet Wessels, Maarten Swanenberg "Advanced 100V, 0.13 μm BCD process for next generation automotive applications" Proc ISPSD06, pp-197-200, 2006
3. T. Nitta, S. Yanagi, T. Miyajima, K. Furuya, Y. Otsu, H. Onoda, and K. Hatasako "Wide Voltage Power Device Implementation in 0.25μm SOI BiC-DMOS" Proc ISPSD06, pp- 341, 2006
4. Fumiaki Kawai, Toru Onishi, Takumi Kamiya, Hisashi Ishimabushi, Hiroomi Eguchi, Kazuhiko Nakahama, Hirofumi Aoki and Kimimori Hamada "Multi-Voltage SOI-BiCDMOS for 14V & 42V Automotive Applications" Proc ISPSD2004, pp-165, 2004.
5. C. Contiero, P. Galbiati, M. Palmieri, G. Ricotti, R. Stella "Smart Power Approaches VLSI Complexity", Proc of ISPSD 1998, pp-11
6. T. Kubota, K. Watanabe, K. Karouji, M. Ueno, Y. Kawaguchi and A. Nakagawa "Cost effective Approach in LDMOS with Partial 0.35μm Design into conventional 0.6μm process" Proc of ISPSD 2003, pp-245-248.
7. A.W. Ludikhuize, J.A. van der Pol, A. Padiy, E.R. Ooms, P.van Kessel, et al "Extended(180V) Voltage in 0.6μm Thin-Layer-SOI A-BCD-3 Technology on 1μm BOX for display, Automotive and consumer applications " Proc of ISPSD 2002, pp-77-80.
8. P. Moens, D. Bolognesi, L. Delobel, D. Villanueva, H. Hakim, S.C. Trinh, et al "13T80: A 0.35μm Based System-on-Chip Technology for 42V Battery Automotive Applications", Proc of ISPSD 2002, pp-225-228.
9. W. Nehrer et al. " Power BiCMOS Process with High Voltage Device Implementation for 20V Mixed Signal Circuit Applications", Proc of ISPSD 2001, pp-263-266.
10. Appels J.A. and Vaes H.M.J., "High voltage thin layer devices (RESURF devices)", IEDM Tech. Dig., p. 238, 1979.
11. H.M.J. Vaes and J. A. Appels, "High voltage high current lateral devices (RESURF devices)", IEDM Tech. Dig., p. 87-90, 1980.
12. Koishikawa Y. et al., "Double Resurf device technology for power ICs", NEC Res. Dev., 1994, 35, (4)
13. M.M de Souza and E.M. Sankara Narayanan, " Double Resurf technology for HVICs", Electronic Letters, vol. 32, no. 12, p. 1092, 1996
14. D.R. Disney, A.K. Paul, M. Darwish, R. Basescki and V. Rumennik "A new lateral MOSFET with dual conduction path", Proc of ISPSD2001, pp-399, 2001
15. N. Fujihima, M.Saito, A. Kitamura, Y. Urano, G. Tada and Y. Tsuruta "A 700V Lateral Power MOSFET with Narrow Gap Double Metal Field Plates Realizing Low On-Resistance and Long-Term Stability of Performance", Proc of ISPSD 2001, pp-255-258.
16. S. Hardikar, R. Tadikonda, David Green, Konstantin V. Vershinin, E.M. Sankara Narayanan "Realizing High-Voltage Junction Isolated LDMOS Transistors with Variation in Lateral Doping" IEEE Transactions on Electron Devices Vol. 51 No. 12, 2004
17. Adrian W. Ludikhuize, "A Review of RESURF Technology" Proc ISPSD 2000, pp-12-18, 2000
18. Udrea F., Popescu A. and Milne W.I., "The 3D RESURF double-gate MOSFET: A revolutionary power device concept", Electronic Letters, vol. 34, no. 8, p. 808, 1998.
19. Udrea F., U.S patent 611 289
20. Fujihira T. and Miyasaka Y., "Simulated Superior Performances of Semiconductor Superjunction Devices", ISPSD 98, p. 423, 1998.
21. Deboy G. et al., "A new generation of high voltage MOSFETs breaks the circuit line of Silicon", Tech. Dig., IEDM-IEEE, p. 683, 1998.
22. Saggio M., "Mdmesh: innovative technology for high voltage Power MOSFETs", ISPSD '00, p. 65, 2000.
23. Ng R., Udrea F. and Amaratunga G.A.J., "An analytical model for the 3D-RESURF effect", Solid State Electronics, vol. 44, no. 10, p. 1753, 2000.
24. Ng R. et al., "Lateral Unbalanced Super Junction (USJ)/3D Resurf for high breakdown voltage on SOI", ISPSD 2001, p. 305, 2001.
25. Shoichi Yamauchi, Takumi Shibata, Takumi Shibata, Yoshiyuki Hattori and Hitoshi Yamaguchi "200V Super Junction MOSFET Fabricated by High Aspect Ratio Trench Filling", Proc of ISPSD2006, pp-63, 2006
26. C.Rocherfort, R.van Dalen, N.Duhayon and W.Vandervorst, "Manufacturing of high aspect-ratio p-n junctions using Vapor PhaseDoping for application in multi-Resurf devices." Proc. ISPSD2002 (2002). pp 237.
27. T.Kurosaki, H.Shishido, M.Kitada, K.Oshima, S.Kunori and A.Sugai, "200V Multi RESURF Trench MOSFET (MR-TMOS)." Proc. ISPSD2003 (2003). pp 211.
28. T.Minato, T.Nitta, A.Uenisi, M.Yanao, M.Harada and S.Hine, "Which is cooler, Trench or Multi-Epitaxy? " Proc. ISPSD2000 (2000). pp 73.
29. M.Rub, M.Bar, G.Deboy, F.-J.Niedernostheide, M.Schmitt, H. J.Schulze and A.Willmeroth, "550V Superjunction 3.9ohme-mm2 Transistor Formed by 25 MeV Masked Boron Implantation" Proc.ISPSD2004 (2004). pp 455.
30. S.Iwamoto, K.Takahashi, H.Kuribayashi, S.Wakimoto, K.Mochizuki and H.Nakazawa, "Above 500V class Superjunction MOSFETs fabricated by deep trench etching and epitaxial growth" Proc.ISPSD2005 (2005). pp 31.
31. W.Saito, I.Omura, S.Aida, S.Koduki, M.Izumisawa, H.Yoshioka and T.Ogura, "A 20m-ohme-cm2 600V-class Superjunction MOSFET" Proc. ISPSD2004 (2004). pp 459.
32. Wataru Saito, Ichiro Omura, Satoshi Aida, Shigeo Koduki, Masaru Izumisawa, Hironori Yoshioka, Hideki Okumura, Masakazu Yamaguchi and Tsuneo Ogura "A 15.5mΩcm2-680V Superjunction MOSFET Reduced On-Resistance by Lateral Pitch Narrowing" Proc. ISPSD2006 (2006). pp 300.
33. Y.Hattori, K.Nakashima, M.Kuwahara, T.Yoshida, S.Yamauchi and H.Yamaguchi, "Design of a 200V Super Junction MOSFET with nbuffer regions and its Fabrication by Trench Filling" Proc. ISPSD2004 (2004). pp 189.
34. K. Takahashi, H. Kuribayashi, T. Kawashima, S. Wakimoto, K. Mochizuki and H. Nakazawa "20mohm-cm2 660V Super Junction MOSFETs Fabricated by Deep Trench Etching and Epitaxial Growth" Proc. ISPSD2006 (2006). pp 305
35. Hitoshi Yamaguchi, Yasushi Urakami and Jun Sakakibara "Breakthrough of on-resistance Si limit by Super 3D MOSFET under 100V breakdown voltage" Proc. ISPSD2006 (2006). pp 65
36. H.Takaya, et. al., "Floating Island and Thick Bottom Oxide Trench Gate MOSFET (FITMOS) ", Proc. ISPSD, pp. 43-46, 2005.
37. Y. Miura, et. al., "High Performance Superjunction UMOSFETs with Split P-Columns Fabricated by Multi-Ion-Implantations", Proc. ISPSD, pp. 39-42, 2005.
38. R. van Dalen, et. al., "Electrical characterization of vertical vapor phase doped (VPD) RESURF MOSFETs", Proc. ISPSD, pp. 451-454, 2004.
39. 2 lateral superjunction transistor", Proc. ISPSD, pp. 305, 2006
40. Merchant S. et al., "Realization of high breakdown voltage (>700 V) in thin SOI devices", ISPSD '91 p.31, 1991
41. T. Letavic, E. Arnold, M. Simpson, R. Aquino, H. Bhimnathwala, R. Egloff, A. Emmerik, S. Wong, S. Mukherjee "High Performance 600 V Smart Power Technology Based on Thin Layer Silicon-on-Insulator", Proc ISPSD '97, pp-49-52, 1997.
42. T. Letavic, J. Petruzzello, J. Claes, P. Eggenkamp, E. Janssen, A. van der Wal "650V SOI LIGBT for Switch-Mode Power Supply Application", Proc of ISPSD2006, pp-357, 2006
43. F. Udrea and G. Amaratunga, US patent 6,703,684 (filed Sept 2000, granted 2004).
44. F. Udrea and G. A. J. Amaratunga, US Patent 6, 566, 240.
45. F. Udrea, T Trajkovic and G. A. J. Amaratunga, "Membrane High Voltage Devices - A Milestone Concept in Power ICs", IEDM 2005, pp-451-454.
46. F. Udrea et al. "Ultra-fast LIGBTs and superjunction devices in membrane technology", Proc of ISPSD 2005, pp-267-270.
47. B. Murari, F. Bertotti, G.A. Vignola (Eds.) "Smart Power ICs", Springer-Verlag, 2002.
48. P. Moens et al, "Record-low on-Resistance for 0.35um based integrated XtreMOS Transistors, ISPSD proceeding, p. 57, Jeju, Korea 2007
49. J. Sonsky and A. Heringa, " Ultra-flexible, layout-enabled field plates for HV transistor integration in SOI-based technologies", ISPSD proceeding, p. 77, Jeju, Korea 2007
50. F. Udrea and D. Garner, US patent application 20070120187
51. P. Wessels et al, "Advanced BCD technologies for automotive, audio and power applications", Solid State Electronics, vol 51, p. 195-211, 2007.
52. H. Sumida et al, "250 V-Class Lateral SOI Devices for Driving HDTV PDPs," ISPSD proceeding, p. 229, Jeju, Korea 2007