Low-Power NoC for High-Performance SoC Design

Low-Power NoC for High-Performance SoC Design

Volumn , Issue , 2008, Pages 1-286

  Yoo, Hoi Jun ^a   Lee, Kangmin ^a   Kim, Jun Kyoung ^a  

^a NONE

Author keywords

[No Author keywords available]

Indexed keywords

EID: 85128632409     PISSN: None     EISSN: None     Source Type: Book    
DOI: None     Document Type: Book

References (151)

1. Jorgen Stunstrup and Wayne Wolf, Hardware/Software Co-Design: Principles and Practice, Kluwer Academic Publishers, Boston, 1997.
2. Henry Chang, Larry Cooke, Merrill Hunt, Grant Martin, Andrew McNelly, Lee Todd, Surviving the SOC Revolution, p. 71, Kluwer Academic Publishers, Boston, 1999.
3. M. Fujita, System LSI Design Engineering, Ohmsha, Tokyo, 2006.
4. A. Gerstlauer, et al, SYSTEM DESIGN, A Practical Guide with SpecC, Kluwer Academic Publishers, Boston, 2001.
5. Grant Martin and Henry Chang, Winning the SoC Revolution, Kluwer Academic Publishers, Boston, 2003.
6. D. Wingard and A. Kurosawa, "Integration Architecture for System-on-a-Chip Design," IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE, pp. 85-88, 1998.
7. David Carter, "Introducing PS2 to PC programmers," Australian Game Developers Conference, December 2002.
8. Ahmed A. Jerraya and Wayne Wolf, Multiprocessor Systems-on-Chips, Morgan Kaufmann Publishers, San Francisco, 2005.
9. David E. Culler and Jaswinder P. Singh, Parallel Computer Architecture, Morgan Kaufmann Publishers, San Francisco, 1999.
10. A.P. Chndrakasan and R.W. Broderson, Low Power Digital CMOS Design, Kluwer Academic Publishers, Boston, 1996.
11. J.M. Rabaey and M. Pedram, Low Power Design Methodologies, Kluwer Academic Publishers, Boston, 1996.
12. A. Gupta and T. Hattori, Low Power CMOS Design, Asia and South Pacific Design Automation Conference 2007 Tutorials.
13. Martin Fowler, UML Distilled, 3rd ed, Addison-Wesley.
14. Daniel D. Gajski, Zhu, J., Rainer Doemer, Gerstlauer, A., Zhao, S., SpecC: Specification Language and Methodology, Kluwer Academic Publisher, Boston, March 2000.
15. Axel Jantsch, Modeling Embedded Systems and SoCs: Concurrency and Time in Models of Computation, Morgan Kaufmann Publisher.
16. Bernard P. Zeigler, Tag Gon Kim, and Herbert Praehofer, Theory of Modeling and Simulation, Academic Press, 2000.
17. D. Gajski et al., High Level Synthesis: Introduction to Chip and System Design, Kluwer Academic Publishers.
18. Thorsten Grotker et al., System Design with SystemC, Kluwer Academic Publishers.
19. A.P.W. Bohm, Dataflow Computation, CWI Tracts, 1983.
20. Kavi K.M., et al., A Formal Definition of Data Flow Graph Models, IEEE Transactions of Computer, November 1986.
21. Edward A. Lee and Thomas M. Parks, Dataflow Process Networks, Proc. IEEE, Vol. 83, no. 5, pp. 773-801, 1995.
22. S.S. Bhattacharyya et al., Software Synthesis from Dataflow Graphs, Kluwer Academic Press, 1996.
23. Gilles Kahn, The Semantics of a Simple Language for Parallel Programming, in Proc. IFIP 74, Rosenfeld, J.L., Ed., North-Holland, Amsterdam, 1974, pp. 471-475.
24. Edward A. Lee and David G. Messerschmitt, Synchronous Data Flow, Proc. IEEE, Sept., 1987.
25. Daniel D. Gajski et al., High-level Synthesis: Introduction to Chip and System Design, Springer.
26. Matthew Hennessy, Algebraic Theory of Processes The MIT Press.
27. Robin Milner, Communication and Concurrency, Prentice Hall, 1989.
28. Hoare, C. A. R., Communicating Sequential Processes, Communications of the ACM, 21(8), pp. 666-676, 1978.
29. Van Eijk, P. H. J., Vissers, C. A., Diaz, M., The formal description technique LOTOS, Elsevier Science Publishers B.V., 1989.
30. Colin Fidge, A Comparative Introduction to CSP, CCS and LOTOS, Technical Paper No.93-24, Software Verification Research Center, Dept. of CS, University of Queensland, 1994.
31. Ahmed A. Jerraya and Wayne Wolf, Multiprocessor Systems-on-Chips, Morgan Kaufmann Publishers, San Francisco, 2005.
32. Daniel D. Gajski, Principles of Digital Design, Prentice Hall, Upper Saddle River, NJ, 1997.
33. Steven D. Johnson, Formal Methods in Embedded Design, Computer, pp. 104-106, November 2003.
34. Richard Goering, Platform-based Design: A Choice, not a Panacea, EE times, November 09, 2002.
35. Alberto Sangiovanni-Vincentelli et al., Benefits and Challenges for Platform-based Design, Proc. 41st Annual Conf. on Design Automation, San Diego, pp. 409-414, 2004.
36. Sangiovanni-Vincentelli, A., Defining Platform-Based Design, EE Design, February 2002.
37. Bob Altizer, Platform-Based Design: An Emerging Reality, SoC Online, October 2003.
38. Jean-Marc Chateau, Flexible Platform-Based Design, EE Design, February 2001.
39. Wu Jigang, Thambipillai Srikanthan, and Guang Chen, One-dimensional Search Algorithms for Hardware/Software Partitioning, 5th IEEE/ACM Int. Conf. on Formal Methods and Models for Codesign, pp. 149-158, June 2007.
40. Petru Eles, Zebo Peng, Krzysztof Kuchcinski, and Alexa Doboli, System Level Hard- ware/Software Partitioning Based on Simulated Annealing and Tabu Search, Kluwer J. Design Automation for Embedded Systems, Vol. 2, No. 1, pp. 5-32, January 1997.
41. Rajesh Gupta and Giovanni De Michelli, Hardware-Software Cosynthesis for Digital Systems, IEEE Design and Test of Computers, Vol. 10, No. 3, pp. 29-41, 1993.
42. Frank Vahid, Jie Gong, and Daniel D. Gajki, A Binary-Constraint Search Algorithm for Minimizing Hardware during Hardware/Software Partitioning, European Design Automation Conf., pp. 214-219, September 1994.
43. Hidalgo, J., Lanchares, J., Functional Partitioning for Hardware-Software Codesign using Genetic Algorithms, 23rd EUROMICRO Conf., pp. 631-638, 1997.
44. Pierre-Andre Mudry, Guillaume Zufferey, and Gianluca Tempesti, A Hybrid Genetic Algorithm for Constrained Hardware-Software Partitioning, Design and Diagnostics of Electronic Circuits and Systems, pp. 1-6, April 2006.
45. Frank Vahid and Thuy Dm Le, Extending the Kernighan/Lin Heuristic for Hardware and Software Functional Partitioning, Design Automation for Embedded Systems, 2, pp. 237-261, 1997.
46. Frank Vahid, A Survey of Behavioral-level Partitioning Systems, UC Irvine, Technical Report, #91-71, October 30, 1991.
47. Frank Vahid, Thuy Dm Le, and Yu-Chin Hsu, Functional Partitioning Improvements over Structural Partitioning for Packaging Constraints and Synthesis: Tool Performance, ACM Transactions on Design Automation of Electronic Systems, Vol. 3, issue 2, pp. 181-208, 1998.
48. Elizabeth Dirkes Lagnese and Donald E. Thomas, Architectural Partitioning for System Level Synthesis of Integrated Circuits, IEEE Transactions on Computer-Aided Design, Vol. 10, No.7, July 1991.
49. Frank Vahid, Thuy Dm Le, and Yu-Chin Hsu, A Comparison of Functional and Structural Partitioning, Int. Symp. on System Synthesis, pp. 121-126, La Jolla, 1996.
50. Garey, M.R., Johnson, D.S. Complexity Results for Multiprocessor Scheduling under Resource Constraints, SIAM J. Computing, Vol. 4, Issue 4, 1975.
51. Peter Arato et al., Time-Constrained Scheduling of Large Pipelined Data Paths, J. System Architecture, 51, 2005, pp. 665-687.
52. Heijligers, M.J.M., et al., High-level Synthesis Scheduling and Allocation using Genetic Algorithm, Proc. Asia South Pacific Design Automation Conf., 1995, pp. 61-66.
53. Giovanni De Micheli and Luca Benini, Networks on Chips, Morgan Kaufmann.
54. Ed Smith, Bus Protocols Limit Design Reuse of IP, EE Times, May 15, 2000.
55. Dongan Shin et al., Automatic Network Generation for System-on-Chip Communication Design, Proc. 3rd IEEE/ACM/IFIP Int. Conf. on Hardware/Software codesign and system synthesis, 2005, pp. 255-260.
56. Rainer Doemer, Daniel D. Gajski, and Adnreas Gerstlauer, SpecC Methodology for High-level Modeling, IEEE/DATC Electronic Design Processes Workshop, 2002.
57. Zhonghi Lu et al., Towards Performance-oriented Pattern-based Refinement of Synchronous Models onto NoC Communication, in 9th Euromicro Conf. on Digital System Design (DSD 2006), August 2006.
58. Ingo Sander and Axel Jantsch, System Modeling and Transformational Design Refinement in ForSyDe, IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems, Vol. 23, No. 1, January 2004, pp. 17-32.
59. Jari Nurmi, Interconnect-Centric Design for Advanced SoC and NoC, Kluwer Academic Publishers.
60. Lattard, Didier et al., A Telecom Baseband Circuit based on an Asynchronous Network-on-Chip, Digest of Technical Papers, IEEE Intl. Solid State Circuits Conf., pp. 258-601, 2007.
61. Dally, W. J., Towles, B., Route Packets, Not Wires: On-Chip Interconnection Networks, IEEE Proc. Design Automation Conf., pp. 684-689, June 2001.
62. Luca Benini and Giovanni De Micheli, Networks on Chips: A New SoC Paradigm, IEEE Computer, Vol. 35, pp. 70-78, 2002.
63. Taylor, M.B., et al., The Raw microprocessor: a computational fabric for software circuits and general-purpose programs, IEEE Micro, Vol. 22, Issue 2, pp. 25-35, MarchApril 2002.
64. Ju-Ho Sohn et al., A 155-mW 50M vertices/s graphics processor with fixed-point programmable vertex shader fro mobile applications, IEEE J. Solid-State Circuits, Vol. 41, Issue 5, pp. 1081-1091, 2006.
65. Hubert Zimmermann, OSI Reference Model-The ISO Model of Architecture for Open Systems Interconnection, IEEE Transactions on Communications, Vol. 28, no. 4, April 1980, pp. 425-432.
66. Kangmin Lee et al., A 51 mW 1.6 GHz on-chip network for low-power heterogeneous SoC platform, IEEE Int. Solid-States Circuits Conference, Digest of Technical papers, pp. 152-518, February 2004.
67. Se-Joong Lee et al., An 800 MHz star-connected on-chip network for application to systems on a chip, IEEE Int. Solid-States Circuits Conf., Digest of Technical papers, pp. 468-469, February 2003.
68. Worn, F., Lenne, P., Thiran, P., De Micheli G., A robust self-calibrating transmission scheme for on-chip networks, IEEE Transactions on VLSI Systems, Vol. 13, Issue 1, pp. 126-139, 2005.
69. Ivan Miro Panades and Alain Greiner, Bi-synchronous FIFO for synchronous circuit communication well suited for Network-on-Chip in GALS architectures, Proc. 1st IEEE/ACM Int. Symp. on Networks-on-Chip, pp. 83-92, May, 2007.
70. Rijpkema E., Trade offs in the design a router with both guaranteed and best-effort services for networks on chip, Design, Automation and Test in Europe Conference and Exhibition, pp. 350-355, 2003.
71. Kwanho Kim et al., An arbitration look-ahead scheme for reducing end-to-end latency in networks on chip, Proc. IEEE Int. Symp. on Circuits and Systems, pp. 2357-2360, 2005.
72. Wingrad, D., MicroNetwork-Based Integration for SOCs, Proc. Design Automation Conf., pp. 63-677, June 2001.
73. M. Millberg, et al., The Nostrum backbone-a Communication Protocol Stack for Network on Chip, Proc. Int. Conf. on VLSI Design, pp. 693-696, 2004.
74. Kangmin Lee et al., Low-power network-on-chip for high-performance SoC design, IEEE Transactions on VLSI systems, Vol. 14, pp. 148-160, February 2006.
75. Se-Joong Lee et al., Packet-switched on-chip interconnection network for system-on- chip applications, IEEE Transactions Circuits and Systems II, Vol. 52, pp. 308-312, June 2005.
76. Se-Joong Lee et al., Adaptive network-on-chip with wave-front train serialization scheme, in IEEE Symp. on VLSI Circuits Digest of Technical Papers, pp. 104-107, June 2005.
77. Kyusun Choi and William S. Adams, VLSI Implementation of a 256 x 256 Crossbar Interconnection Network, Proc. IEEE 6th Int. Parallel Processing Symp., pp. 289-293, 1992.
78. Jose Duato, Sudhakar Yalamanchili, and Lionel Ni, Interconnection Networks, Morgan Kaufmann.
79. Murali, S., et al., SUNMAP: A Tool for Automatic Topology Selection and Generation for NOCs, in Proc. Design Automation Conf., 2004, pp. 914-919.
80. Wang, H., et al., A Technology-aware and Energy-oriented Topology Exploration for On-chip Networks, in Proc. Conf. on Design Automation and Test in Europe, 2005, pp. 1238-1243.
81. Kreutz, M., et al., Energy and Latency Evaluation of NoC Topologies, in Proc. Int. Symp. on Circuits and Systems, 2005, pp. 5866-5869.
82. Torii, S., et al., A 600MIPS 120 mW 70 pA Leakage Triple-CPU Mobile Application Processor Chip, in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2005, pp. 136-137.
83. George, V., et al., The Design of a Low Energy FPGA, in Proc. Int. Symp. on Low- Power Electronics and Design, 1999, pp. 188-193.
84. Kangmin Lee et al., A 51 mW 1.6 GHz On-Chip Network for Low-Power Heterogeneous SoC Platform, in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2004, pp. 152-153.
85. Wang, H., et al., A Technology-aware and Energy-oriented Topology Exploration for On-chip Networks, in Proc. Conf. on Design Automation and Test in Europe, 2005, pp. 1238-1243.
86. Kim, K., et al., An Arbitration Look-Ahead Scheme for Reducing End-to-end Latency in Networks on Chip, Proc. of Int. Symp. on Circuits and Systems, May 2005, pp. 2357-2360.
87. Se-Joong Lee, Cost-Optimized System-on-Chip Implementation with On-Chip Network, Doctoral Dissertation, http://ssl.kaist.ac.kr/.
88. D. Bertsekas and R. Gallager, Data Networks (2nd ed.), Prentice-Hall International Editions, 1992, pp. 93-97.
89. Mckeown, N., The iSLIP scheduling algorithm for input-queued switches, IEEE/ACM Transactions on Networking, Vol. 7, Issue 2, pp. 188-201, 1999.
90. Kangmin Lee, Se-joong Lee, and Hoi-Jun Yoo, A distributed crossbar switch scheduler for on-chip networks, IEEE Proc. Custom Integrated Circuits Conf., pp. 671-674, Sept., 2003.
91. Vangal, S., et al., An 80-Tile 1.28TFLOPS Network-on-Chip in 65nm CMOS, in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2007, pp. 98-99.
92. Hoffman, J., et al., Architecture of the Scalable Communications Core, in ACM/IEEE Int. Symp. On Networks-on-Chip, 2007, pp. 40-52.
93. Chandrakasan, A., et al., Design of High-Performance Microprocessor Circuits, IEEE Press, p. 360, 1999.
94. Stan, M. R., et al., Bus-Invert Coding for Low-Power I/O, IEEE Trans. VLSI systems, Vol. 3, pp. 49-58, March 1995.
95. Mehta, H., et al., Some Issues in Gray Code Addressing, in Proc. of Great Lakes Symp. on VLSI, Mar. 1996, pp. 178-181.
96. Benini, L., et al., Asymptotic zero-transition activity encoding for address busses in low-power microprocessor-based systems, in Proc. of Great Lakes Symp. on VLSI, March 1997, pp. 77-82.
97. Shin, Y., et al., Partial Bus-Invert Coding for Power Optimization of System Level Bus, in Proc. of Int. Symp. on Low Power Electronics and Design, Aug. 1998, pp. 127-129.
98. Ramprasad, S., et al., A Coding Framework for Low-Power Address and Data Busses, IEEE Trans. VLSI systems, Vol. 7, pp. 212-221, June 1999.
99. Kretzschmar, C., et al., Why Transition Coding for Power Minimization of on-Chip Buses does not work, in Proc. of the Design Automation and Test Europe Conf. (DATE), February 2004, pp. 512-517.
100. Shin, Y., et al., Narrow Bus Encoding for Low-Power DSP Systems, IEEE Trans. VLSI systems, Vol. 9, pp. 656-660, October 2001.
101. Lee, S., et al., An 800MHz star-connected on-chip network for application to systems on a chip, in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2003, pp. 468-469.
102. Lee, K., et al., Low-power network-on-chip for high-performance SoC design, IEEE Trans. VLSI systems, Vol. 14, February 2006, pp. 148-160.
103. Lee, K., et al., SILENT: serialized low energy transmission coding for on-chip interconnection networks, in ACM/IEEE Int. Conf. on Computer-Aided Design, 2004, pp. 448-451.
104. Ho, R., et al., Efficient On-Chip Global Interconnects, in IEEE Symp. on VLSI Circuits Dig. Tech. Papers, June 2003, pp. 271-274.
105. Zhang, H., et al., Low-Swing On-Chip Signaling Techniques: Effectiveness and Robustness, IEEE Trans. VLSI systems, Vol. 8, June 2000, pp. 264-272.
106. Moisiadis, Y., et al., High Performance Level Restoration Circuits for Low-Power Reduced-swing Interconnection Schemes, in Proc. of Int. Conf on Electronics Circuits and Systems, December 2000, pp. 619-622.
107. Golshan, R., et al., A novel reduced swing CMOS BUS interface circuit for high speed low power VLSI systems, in Proc. of IEEE Int. Symp. Circuits and Systems, May 1994, pp. 351-354.
108. Nakagome, Y., et al., Sub-1-V Swing Internal Bus Architecture for Future Low-Power ULSI's, IEEE J. of Solid-State Circuits, Vol. 28, pp. 414-419, April 1993.
109. Cardarilli, G. C., et al., Low Voltage Swing Circuits for Low Dissipation Buses, in Proc. of Int. Symp. on Circuits and Systems, June 1997, pp. 1868-1871.
110. Hiraki, M., et al., Data-Dependent Logic Swing Internal Bus Architecture for Ultralow- Power LSI's, IEEE J. of Solid-State Circuits, Vol. 30, pp. 397-402, April 1995.
111. Lee, S., et al., Analysis and Implementation of Practical, Cost-Effective Networks on Chips, IEEE Design and Test of Computers, September 2005, pp. 422-433.
112. Svensson, C., Optimum Voltage Swing on On-Chip and Off-Chip interconnect, IEEE J. of Solid-State Circuits, Vol. 36, pp. 1108-1112, July 2001.
113. Worm, F., et al., A Robust Self-Calibrating Transmission Scheme for On-Chip Networks, IEEE Trans. VLSI systems, vol. 13, pp. 126-139, January 2005.
114. Lee, K., et al., A 51mW 1.6GHz On-Chip Network for Low-Power Heterogeneous SoC Platform, in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2004, pp. 152-153.
115. Wang, H. S., et al., A Power Model for Routers: Modeling Alpha 21364 and InfiniBand Routers, IEEE Micro, Vol. 23, No. 1, January-February 2003, pp. 26-35.
116. Villiger, T., et al., Self-timed Ring for Globally-Asynchronous Locally-Synchronous Systems, in Proc. of Int. Symp. on Asynchronous Circuits and Systems, 2003, pp. 141-150.
117. Chattopadhyay, A., et al., High speed asynchronous structures for inter-clocking domain communication, Int. Conf. on Electronics, Circuits and Systems, 2002, pp. 517-520.
118. Muttersbach, J., et al., Practical Design of Globally-Asynchronous Locally-Synchro- nous Systems, in Proc. of Int. Symp. on Advanced Research in Asynchronous Circuits and Systems, pp. 52-59, 2000.
119. Sriram Vangal et al., An 80-Tile 1.28TFLOPS Network-on-chip in 65nm CMOS, ISSCC 2007, pp. 98-99.
120. Dally, W. J., Poulton, J. H., Digital Systems Engineering, Cambridge University Press, Cambridge, 1998.
121. Lee, S., et al., Adaptive Network-on-Chip with Wave-Front Train Serialization Scheme, in IEEE Symp. on VLSI Circuits Dig. Tech. Papers, June 2005, pp. 104-107.
122. Woo, R., et al., A 210mW Graphics LSI Implementing Full 3D Pipeline with 264Mtex- els/s Texturing for Mobile Multimedia Applications, ISSCC Dig. of Tech. Papers, pp. 44-45, 2003.
123. Sinha, M., et al., Current-sensing for crossbars, IEEE Int. ASIC/SOC Conf. 2001, pp. 25-29.
124. Wijetunga, P., et al., High-performance crossbar design for system-on-chip, IEEE Int. Workshop on SoC for Real-time Applications, 2003, pp. 138-143.
125. Gupta, P., et al., Design and Implementing a Fast Crossbar Scheduler, IEEE Micro, Vol. 19, pp. 20-28, January 1999.
126. Lee, K., et al., A Variable Round-Robin Arbiter for High Speed Buses and Statistical Multiplexes, in Proc. Int. Phoenix Conference on Computers and Communications, March 1991, pp. 23-29.
127. Shin, E., et al., Round-robin Arbiter Design and Generation, in Proc. IEEE Int. Symp. System Synthesis, pp. 243-248, October 2002.
128. KueiChung Chang, JihSheng Shen, and TienFu Chen, Evaluation and Design TradeOffs Between Circuit Switched and Packet Switched NOCs for Application-Specific SOCs, in Proc. Design Automation Conference, 2006, pp. 143-148.
129. Lee, S., et al., An 800MHz star-connected on-chip network for application to systems on a chip, IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2003, pp. 468-469.
130. Lee, S., et al., Packet-Switched On-Chip Interconnection Network for System-on-Chip Applications, IEEE Transactions on Circuits and Systems II, Vol. 52, No. 6, pp. 308312, June 2005.
131. Lee, K., et al., A Distributed On-Chip Crossbar Switch Scheduler for On-Chip Network, IEEE Custom Integrated Circuits Conf., September 2003, pp. 671-674.
132. Lee, K., et al., A 51 mW 1.6G Hz On-Chip Network for Low-Power Heterogeneous SoC Platform, In IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2004, pp. 152-153.
133. Lee, K., et al., SILENT: serialized low energy transmission coding for on-chip interconnection networks, In ACM/IEEE Int. Conf. on Computer-Aided Design, 2004, pp. 448-451.
134. Lee, K., et al., Low Energy Transmission Coding for On-Chip Serial Communications, IEEEInt. SOC Conf., September 2004, pp. 177-178.
135. Lee, K., et al., Networks-on-Chip and Networks-in-Package for High-Performance SoC Platforms, IEEE Asian Solid Stated Circuits Conf., Nov. 2005, pp. 485-488.
136. Lee, K., et al., Low-power network-on-chip for high-performance SoC design, IEEE Trans. VLSI systems, Vol. 14, Feb 2006, pp. 148-160.
137. Lee, S., et al., Adaptive Network-on-Chip with Wave-Front Train Serialization Scheme, In IEEE Symp. on VLSI Circuits Dig. Tech. Papers, June 2005, pp. 104-107.
138. Lee, S., et al., Analysis and Implementation of Practical, Cost-Effective Networks on Chips, IEEE Design and Test of Computers, September 2005, pp. 422-433.
139. Kim, D., et al., A Reconfigurable Crossbar Switch with Adaptive Bandwidth Control for Networks-on-Chip, Int. Symposium on Circuits and Systems, May 2005, pp. 2369-2372.
140. Kim, K., et al., An Arbitration Look-Ahead Scheme for Reducing End-to-End Latency in Networks-on-Chip, Int. Symposium on Circuits and Systems, May 2005, pp. 2357-2360.
141. Chung, D., et al., A Chip-Package Hybrid DLL Loop and Clock Distribution Network for Low-Jitter Clock Delivery, IEEE Int. Solid-State Circuits Conf., February 2005, pp. 514-515.
142. Sohn, J.-H., et al., A 50M vertices/s Graphics Processor with Fixed-Point Programmable Vertex Shader for Mobile Applications, IEEE Int. Solid-State Circuits Conf., February 2005, pp. 192-193.
143. Kim, D., et. al, Circuits, Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC, In Proc. of IEEE International Symposium on Networks-on-Chip (NOCS), pp. 30-39, May 2007.
144. Lowe, D. G., Distinctive Image Features from Scale-Invariant Keypoints, ACM International Journal of Computer Vision. Vol. 60, Issue 2, pp. 91-110. 2004.
145. Held, J., et al., From a Few Cores to Many: A Tera-scale Computing Research Overview, white paper, Intel Corporation, www.intel.com.
146. Vangal, S., et al., An 80-Tile 1.28TFLOPS Network-on-Chip in 65nm CMOS, In IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2007, pp. 98-99.
147. Vangal, S., Borkar, N. Y., Alvandpour, A., A Six-Port 57GB/s Double-Pumped Non-blocking Router Core, Dig. Symp. VLSI Circuits, pp. 268-269, June 2005.
148. Tschanz, J., Narendra, S. G., Ye, Y., et al., Dynamic Sleep Transistor and Body Bias for Active Leakage Power Control of Microprocessors, IEEE J. Solid-State Circuits, pp. 1838-1845, November 2003.
149. Khellah, M., Kim, N. S., Howard, J., et al., A 4.2GHz 0.3mm2 256kb Dual-Vcc SRAM Building Block in 65nm CMOS, ISSCC Dig. Tech. Papers, pp. 624-625, February 2006.
150. Hoffman, J., et al., Architecture of the Scalable Communications Core, IEEE International Symposium on Networks-on-Chip, pp. 40-49, May 2007.
151. Chun, A., et al., Application of the Intel® Reconfigurable Communications Architecture to 802.11a, 3G and 4G Standards, Frontiers of Mobile and Wireless Communication, May 31-June 2, 2004.