SILENT: Serialized low energy transmission coding for on-chip interconnection networks

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2004, Pages 448-451

  Lee, Kangmin ^a   Lee, Se Joong ^a   Yoo, Hoi Jun ^a  

^a Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMMUNICATION CHANNELS (INFORMATION THEORY); CROSSTALK; INTERCONNECTION NETWORKS; MICROPROCESSOR CHIPS; MULTIMEDIA SYSTEMS; MULTIPLEXING; PACKET SWITCHING; SYNCHRONIZATION; THREE DIMENSIONAL COMPUTER GRAPHICS;

CLOCK SYNCHRONIZATION; CODEC CIRCUITS; COMMUNICATION ARCHITECTURE; SERIAL COMMUNICATIONS;

ENCODING (SYMBOLS);

EID: 16244392403     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (8)

1. S.J. Lee, et al., "An 800MHz Star-Connected On-Chip Network for Application to Systems on a Chip," ISSCC Dig. of Tech. Papers, pp. 468-469, 2003
2. B. Lau, et al., "A 2.6-GByte/s Multipurpose Chip-to- Chip Interface," Journal of Solid-State Circuits, vol.33, no. 11, Nov. 1998
3. S. Kimura, et al., "An On-Chip High Speed Serial Communication Method Based on Independent Ring Oscillators," ISSCC Dig. of Tech. Papers, pp. 390-391, 2003
4. P. E. Landman, and J. M. Rabaey, "Architectural Power Analysis: The Dual Bit Type Method," Transactions on VLSI Systems, vol.3, no.2, June 1995
5. M. R. Stan, et al., "Low-Power Encoding for Global Communication in CMOS VLSI," Transactions on VLSI Systems, vol.5, no.4, June 1997
6. Y. Aghaghiri, et al., "Irredundant Address Bus Encoding for Low Power," Proceedings of International Symposium on Low Power Electronics and Design, pp. 182-187, 2001
7. R. Woo, et al., "A 210mW Graphics LSI Implementing Full 3D Pipeline with 264Mtexels/s Texturing for Mobile Multimedia Applications," ISSCC Dig. of Tech. Papers, pp. 44-45, 2003
8. K. Lee, et al., "A 51mW 1.6GHz Network for Low-Power Heterogeneous SoC Platfrom," ISSCC Dig. of Tech. Papers, pp. 152-153, 2004