The Nostrum backbone - A communication protocol stack for networks on chip

Proceedings of the IEEE International Conference on VLSI Design

Volumn 17, Issue , 2004, Pages 693-696

  Millberg, Mikael ^a   Nilsson, Erland ^a   Thid, Rikard ^a   Kumar, Shashi ^b   Jantsch, Axel ^a  

^a ROYAL INSTITUTE OF TECHNOLOGY   (Sweden)

^b JÖNKÖPING UNIVERSITY   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

ADAPTIVE CONTROL SYSTEMS; COMPUTER ARCHITECTURE; INTERFACES (COMPUTER); MICROPROCESSOR CHIPS; NETWORK PROTOCOLS; PACKET NETWORKS; PROGRAMMABLE LOGIC CONTROLLERS; VIRTUAL REALITY;

NETWORK INTERFACE; NETWORK ON CHIP (NOC); PACKET DELIVERY; VIRTUAL NETWORKS;

TELECOMMUNICATION NETWORKS;

EID: 2342620693     PISSN: 10639667     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (14)

1. Virtual Socket Interface Alliance, http://www.vsi.org
2. L. Benini and G. DeMicheli, Networks on Chip: A New SoC Paradigm, IEEE Computer, 35(1): p. 70 ff., Jan. 2002.
3. P. Wielage and K. Goossens, Networks on Silicon: Blessing or Nightmare?, In Proc. of Euromicro Symposium on Digital System Design, Architectures, Methods and Tools, p 196-200, 2002.
4. P. Guerrier and A. Greiner, A Generic Architecture for On-Chip Packet-Switched Interconnections, In Proc. of DATE 2000, March 2000.
5. W. J. Dally and B. Towles, Route Packets, Not wires: On-chip Inter-connection Networks, In Proc. of DAC 2001, June 2001.
6. M. Sgroi et al., Addressing the System-on-a-Chip Interconnect Woes Through Communication-Based Design, In Proc. DAC 2001, June 2001.
7. S. Kumar et al., A network on Chip Architecture and Design Methodology, IEEE Computer Society, Annual Symposium on VLSI, April 2002.
8. K. Goossens et al., Networks on Silicon: Combining Best-Effort and Guaranteed Services, In Proc. of DATE 2002, March 2002.
9. C.E. Leiserson, Fat-Trees: Universal Networks for Hardware-Efficient Supercomputing, IEEE Computer, p. 892 ff. vol c-34, No 10, Oct. 1985.
10. D. E. Culler and J. P. Singh, Parallel Computer Architecture - A Hardware Software Approach, Morgan Kaufmann Publishers, Inc., ISBN 1-55860-343-3, 1999.
11. U. Feige and P. Raghavan, Exact Analysis of Hot-Potato Routing, In Proc. of Foundations of Computer Science, p. 553-562, 1992.
12. D. Wingard, MicroNetwork-Based Integration of SoCs, In Proc. of DAC 2001, June 2001.
13. M. Millberg, The Nostrum Protocol Stack and Suggested Services Provided by the Nostrum Backbone, Technical Report TRITA-IMIT-LECS R 02:01, LECS, Dept. of IMIT, KTH, Stockholm, Sweden, 2003.
14. E. Nilsson et al., Load distribution with the Proximity Congestion Awareness in a NoC, In Proc. of DATE 2003, March 2003.