Self-timed ring for globally-asynchronous locally-synchronous systems

Proceedings - International Symposium on Asynchronous Circuits and Systems

Volumn , Issue , 2003, Pages 141-150

  Villiger, Thomas ^a   Käslin, Hubert ^a   Gürkaynak, Frank K ^a   Oetiker, Stephan ^a   Fichtner, Wolfgang ^a  

^a ETH ZURICH   (Switzerland)

Author keywords

[No Author keywords available]

Indexed keywords

PROGRAMMABLE LOGIC CONTROLLERS; TRANSCEIVERS;

ALTERNATIVE SOLUTIONS; DATA ITEMS; EN-ROUTE; GLOBALLY ASYNCHRONOUS LOCALLY SYNCHRONOUS; RINGS STRUCTURE; ROUTE TRAFFIC; SELF-TIMED; SYNCHRONOUS SYSTEM; TEST CHIPS; VLSI TESTS;

SYSTEM-ON-CHIP;

EID: 77957969505     PISSN: 26431394     EISSN: 26431483     Source Type: Conference Proceeding    
DOI: 10.1109/ASYNC.2003.1199174     Document Type: Conference Paper

References (12)

1. W. J. Bainbridge. Asynchronous System-on-Chip Interconnect. PhD thesis, Department of Computer Science, University of Manchester, March 2000.
2. W. J. Bainbridge and S. B. Furber. Delay insensitive system-on-chip interconnect using 1-of-4 data encoding. In Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pages 118-126. IEEE Computer Society Press, March 2001.
3. David S. Bormann and Peter Y.K. Cheung. Asynchronous wrapper for heterogeneous systems. In Proc. International Conf. Computer Design (ICCD), October 1997.
4. Daniel M. Chapiro. Globally-Asynchronous Locally-Synchronous Systems. PhD thesis, Stanford University, October 1984.
5. Mark B. Josephs and Jelio T. Yantchev. CMOS design of the tree arbiter element. IEEE Transactions on VLSI Systems, 4(4):472-476, December 1996.
6. Jens Muttersbach. Globally-Asynchronous Locally-Synchronous Architectures for VLSI Systems. PhD thesis, ETH, Zürich, 2001.
7. Jens Muttersbach, Thomas Villiger, and Wolfgang Fichtner. Practical design of globally-asynchronous locally-synchronous systems. In Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pages 52-59, April 2000.
8. George Taylor, Simon Moore, Steve Wilcox, and Peter Robinson. An on-chip dynamically recalibrated delay line for embedded self-timed systems. In Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pages 45-51, April 2000.
9. Ted E. Williams. Self-Timed Rings and their Application to Division. PhD thesis, Stanford University, June 1991.
10. Ted E. Williams. Analyzing and improving the latency and throughput performance of self-timed pipelines and rings. In Proc. International Symposium on Circuits and Systems, May 1992.
11. Kenneth Y. Yun and David L. Dill. Automatic synthesis of extended burst-mode circuits: Part i (specification and hazard-free implementation). IEEE Transactions on Computer-Aided Design, 18(2): 101-117, February 1999.
12. Kenneth Yi Yun. Synthesis of Asynchronous Controllers for Heterogeneous Systems. PhD thesis, Stanford University, August 1994.