The impact of memory subsystem resource sharing on datacenter applications

Proceedings - International Symposium on Computer Architecture

Volumn , Issue , 2011, Pages 283-294

  Tang, Lingjia ^a   Mars, Jason ^a   Vachharajani, Neil ^b   Hundt, Robert ^c   Soffa, Mary Lou ^a  

^a UNIVERSITY OF VIRGINIA   (United States)

^b Pure Storage ^*  (United States)

^c GOOGLE INC   (United States)

Author keywords

Contention; Datacenter; Multicore; Thread scheduling; Thread to core mapping; Workload characterization

Indexed keywords

CONTENTION; DATACENTER; MULTI CORE; THREAD SCHEDULING; THREAD-TO-CORE MAPPING; WORKLOAD CHARACTERIZATION; ADAPTIVE APPROACH; APPLICATION THREADS; BENCHMARK SUITES; BUS BANDWIDTH; CACHE SHARING; CONTENT ANALYZERS; EXPERIMENTATION; IMAGE STITCHING; IMPACT PERFORMANCE; MAPPING SCENARIOS; MEMORY SUBSYSTEMS; MULTIPLE APPLICATIONS; PERFORMANCE; RESOURCE SHARING; SHARING MEMORIES; STATUS QUO; WEB SEARCHES;

BENCHMARKING; INFORMATION RETRIEVAL; INTERNET PROTOCOLS; MAPPING; MEMORY ARCHITECTURE; NETWORK ARCHITECTURE; SEARCH ENGINES; USER INTERFACES; WORLD WIDE WEB; COMPUTER ARCHITECTURE; MEASUREMENTS; WEBSITES;

MULTITASKING; BENCHMARKING;

EID: 80052535250     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2000064.2000099     Document Type: Conference Paper

References (46)

1. Latent semantic analysis. http://en.wikipedia.org/wiki/Latent semantic analysis.
2. Protocol buffer. http://code.google.com/p/protobuf/.
3. A. Alameldeen and D. Wood. Ipc considered harmful for multiprocessor workloads. IEEE Micro, 26(4):8, 2006.
4. M. Banikazemi, D. Poff, and B. Abali. Pam: a novel performance/power aware meta-scheduler for multi-core systems. In SC '08, Nov 2008.
5. L. Barroso, J. Dean, and U. Holzle. Web search for a planet: The google cluster architecture. IEEE Micro, 23(2), 2003.
6. M. Bhadauria and S. McKee. An approach to resource-aware co-scheduling for cmps. In ICS '10, Jun 2010.
7. G. Blelloch and P. Gibbons. Effectively sharing a cache among threads. In SPAA '04, Jun 2004.
8. D. Chandra, F. Guo, S. Kim, and Y. Solihin. Predicting inter-thread cache contention on a chip multi-processor architecture. In HPCA-11, pages 340-351, 2005.
9. F. Chang, J. Dean, S. Ghemawat, W. Hsieh, D. Wallach, M. Burrows, T. Chandra, A. Fikes, and R. Gruber. Bigtable: A distributed storage system for structured data. ACM Transactions on Computer Systems (TOCS), 26(2):4, 2008.
10. J. Chang and G. Sohi. Cooperative cache partitioning for chip multiprocessors. Proceedings of the 21st annual international conference on Supercomputing, page 252, 2007.
11. E. Ebrahimi, C. Lee, O. Mutlu, and Y. Patt. Fairness via source throttling: a configurable and high-performance fairness substrate for multi-core memory systems. In ASPLOS '10, Mar 2010.
12. S. Eranian. What can performance counters do for memory subsystem analysis? Proceedings of the 2008 ACM SIGPLAN workshop on Memory systems performance and correctness, pages 26-30, 2008.
13. S. Eyerman and L. Eeckhout. Probabilistic job symbiosis modeling for smt processor scheduling. In ASPLOS '10, Mar 2010.
14. A. Fedorova, M. Seltzer, and M. Smith. Improving performance isolation on chip multiprocessors via an operating system scheduler. In PACT '07, Sep 2007.
15. F. Guo, Y. Solihin, L. Zhao, and R. Iyer. A framework for providing quality of service in chip multi-processors. In Micro '07, pages 343-355, 2007.
16. N. Hardavellas, M. Ferdman, B. Falsafi, and A. Ailamaki. Reactive nuca: near-optimal block placement and replication in distributed caches. ISCA '09: Proceedings of the 36th annual international symposium on Computer architecture, Jun 2009.
17. N. Hardavellas, I. Pandis, R. Johnson, N. Mancheril, A. Ailamaki, and B. Falsafi. Database servers on chip multiprocessors: Limitations and opportunities. Proc. CIDR, 2007.
18. A. Herdrich, R. Illikkal, R. Iyer, D. Newell, V. Chadha, and J. Moses. Rate-based qos techniques for cache/memory in cmp platforms. In ICS '09, Jun 2009.
19. R. Iyer, L. Zhao, F. Guo, R. Illikkal, S. Makineni, D. Newell, Y. Solihin, L. Hsu, and S. Reinhardt. Qos policies and architecture for cache/memory in cmp platforms. In SIGMETRICS '07, Jun 2007.
20. Y. Jiang, X. Shen, J. Chen, and R. Tripathi. Analysis and approximation of optimal co-scheduling on chip multiprocessors. In PACT '08, Oct 2008.
21. Y. Jiang, K. Tian, and X. Shen. Combining locality analysis with online proactive job co-scheduling in chip multiprocessors. High Performance Embedded Architectures and Compilers, pages 201-215, 2010.
22. M. Kamruzzaman, S. Swanson, and D. Tullsen. Software data spreading: leveraging distributed caches to improve single thread performance. PLDI '10: Proceedings of the 2010 ACM SIGPLAN conference on Programming language design and implementation, Jun 2010.
23. M. Kandemir, S. Muralidhara, S. Narayanan, Y. Zhang, and O. Ozturk. Optimizing shared cache behavior of chip multiprocessors. In MICRO-42, pages 505-516, 2009.
24. D. Kaseridis, J. Stuecheli, J. Chen, and L. John. A bandwidth-aware memory-subsystem resource management using non-invasive resource profilers for large cmp systems. In HPCA-16, pages 1-11, 2010.
25. R. Knauerhase, P. Brett, B. Hohlt, T. Li, and S. Hahn. Using os observations to improve performance in multicore systems. Micro, IEEE, 28(3):54-66, 2008.
26. C. Kozyrakis, A. Kansal, S. Sankar, and K. Vaid. Server engineering insights for large-scale online services. Micro, IEEE, 30(4):8-19, 2010.
27. F. Liu, X. Jiang, and Y. Solihin. Understanding how off-chip memory bandwidth partitioning in chip multiprocessors affects system performance. In HPCA-16, pages 1-12, 2010.
28. J. Mars, L. Tang, and M. L. Soffa. Directly characterizing cross core interference through contention synthesis. In Proceedings of the 6th International Conference on High Performance and Embedded Architectures and Compilers, HiPEAC '11, pages 167-176, New York, NY, USA, 2011. ACM.
29. J. Mars, N. Vachharajani, R. Hundt, and M. Soffa. Contention aware execution: online contention detection and response. CGO '10: Proceedings of the 8th annual IEEE/ACM international symposium on Code generation and optimization, Apr 2010.
30. J. D. McCalpin. Stream: Sustainable memory bandwidth in high performance computers. http://www.cs.virginia.edu/stream/, Feburary 2005.
31. A. Merkel, J. Stoess, and F. Bellosa. Resource-conscious scheduling for energy efficiency on multicore processors. EuroSys '10: Proceedings of the 5th European conference on Computer systems, Apr 2010.
32. M. Moreto, F. Cazorla, A. Ramirez, R. Sakellariou, and M. Valero. Flexdcp: a qos framework for cmp architectures. SIGOPS Operating Systems Review, 43(2), Apr 2009.
33. K. J. Nesbit, M. Moreto, F. J. Cazorla, A. Ramirez, M. Valero, and J. E. Smith. Multicore resource management. IEEE Micro, 28:6-16, May 2008.
34. M. Qureshi and Y. Patt. Utility-based cache partitioning: A low-overhead, high-performance, runtime mechanism to partition shared caches. In MICRO 39, Dec 2006.
35. P. Radojković,V. Čakarevič J. Verd?u, A. Pajuelo, F. Cazorla, M. Nemirovsky, and M. Valero. Thread to strand binding of parallel network applications in massive multi-threaded systems. In PPoPP '10, Jan 2010.
36. N. Rafique, W.-T. Lim, and M. Thottethodi. Architectural support for operating system-driven cmp cache management. In PACT '06, Sep 2006.
37. V. Reddi, B. Lee, T. Chilimbi, and K. Vaid. Web search using mobile cores: quantifying and mitigating the price of efficiency. ISCA '10: Proceedings of the 37th annual international symposium on Computer architecture, Jun 2010.
38. S. Sarkar and D. Tullsen. Compiler techniques for reducing data cache miss rate on a multithreaded architecture. Proceedings of the 3rd international conference on High performance embedded architectures and compilers, pages 353-368, 2008.
39. A. Snavely and D. Tullsen. Symbiotic jobscheduling for a simultaneous multithreaded processor. ASPLOS-IX: Proceedings of the ninth international conference on Architectural support for programming languages and operating systems, Dec 2000.
40. V. Soundararajan and J. Anderson. The impact of management operations on the virtualized datacenter. Proceedings of the 37th annual international symposium on Computer architecture, pages 326-337, 2010.
41. S. Srikantaiah, M. Kandemir, and M. Irwin. Adaptive set pinning: managing shared caches in chip multiprocessors. In ASPLOS XIII, Mar 2008.
42. G. Suh, S. Devadas, and L. Rudolph. A new memory monitoring scheme for memory-aware scheduling and partitioning. In HPCA '02, pages 117-128, 2002.
43. R. Szeliski. Image alignment and stitching: a tutorial. Found. Trends. Comput. Graph. Vis., 2(1):1-104, 2006.
44. D. Tam, R. Azimi, and M. Stumm. Thread clustering: sharing-aware scheduling on smp-cmp-smt multiprocessors. EuroSys '07: Proceedings of the 2nd ACM SIGOPS/EuroSys European Conference on Computer Systems 2007, Jun 2007.
45. E. Zhang, Y. Jiang, and X. Shen. Does cache sharing on modern cmp matter to the performance of contemporary multithreaded programs? In PPoPP '10, pages 203-212, 2010.
46. S. Zhuravlev, S. Blagodurov, and A. Fedorova. Addressing shared resource contention in multicore processors via scheduling. In ASPLOS '10, Mar 2010.