Contention aware execution: Online contention detection and response

Proceedings of the 2010 CGO - The 8th International Symposium on Code Generation and Optimization

Volumn , Issue , 2010, Pages 257-265

  Mars, Jason ^a   Vachharajani, Neil ^b   Hundt, Robert ^b   Soffa, Mary Lou ^a  

^a UNIVERSITY OF VIRGINIA   (United States)

^b GOOGLE INC   (United States)

Author keywords

contention; cross core interference; dynamic techniques; execution runtimes; multicore; online adaptation

Indexed keywords

APPLICATION DOMAINS; APPLICATION LEVEL; BENCHMARK SUITES; COLOCATIONS; CONTENTION-AWARE; DYNAMIC TECHNIQUES; HARDWARE SUPPORTS; MICRO ARCHITECTURES; MULTI CORE; MULTI-CORE PROCESSOR; OFF-CHIP; ON CHIPS; ON-LINE ADAPTATION; PERFORMANCE MONITORING; PROCESSING CAPABILITY; QUALITY OF SERVICE GUARANTEES; RUNTIME SOLUTION; RUNTIMES; SENSITIVE APPLICATION; SINGLE CHIPS;

NETWORK COMPONENTS; QUALITY OF SERVICE; WEB SERVICES;

OPTIMIZATION;

EID: 77954016468     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1772954.1772991     Document Type: Conference Paper

References (27)

1. R. Azimi, D. K. Tam, L. Soares, and M. Stumm. Enhancing operating system support for multicore processors by using hardware performance monitoring. SIGOPS Oper. Syst. Rev., 43(2):56-65, 2009.
2. G. E. Blelloch and P. B. Gibbons. Effectively sharing a cache among threads. In SPAA '04: Proceedings of the sixteenth annual ACM symposium on Parallelism in algorithms and architectures, pages 235-244, New York, NY, USA, 2004. ACM.
3. D. Chandra, F. Guo, S. Kim, and Y. Solihin. Predicting interthread cache contention on a chip multi-processor architecture. In HPCA '05: Proceedings of the 11th International Symposium on High-Performance Computer Architecture, pages 340-351, Washington, DC, USA, 2005. IEEE Computer Society.
4. F. Chang, J. Dean, S. Ghemawat,W. C. Hsieh, D. A.Wallach, M. Burrows, T. Chandra, A. Fikes, and R. E. Gruber. Bigtable: A distributed storage system for structured data. ACM Trans. Comput. Syst., 26(2):1-26, 2008.
5. J. Chang and G. S. Sohi. Cooperative cache partitioning for chip multiprocessors. In ICS '07: Proceedings of the 21st annual international conference on Supercomputing, pages 242-252, New York, NY, USA, 2007. ACM.
6. S. Chen, P. B. Gibbons, M. Kozuch, V. Liaskovitis, A. Ailamaki, G. E. Blelloch, B. Falsafi, L. Fix, N. Hardavellas, T. C. Mowry, and C. Wilkerson. Scheduling threads for constructive cache sharing on cmps. In SPAA '07: Proceedings of the nineteenth annual ACM symposium on Parallel algorithms and architectures, pages 105-115, New York, NY, USA, 2007. ACM.
7. L. Cherkasova, Y. Fu, W. Tang, and A. Vahdat. Measuring and characterizing end-to-end internet service performance. ACM Trans. Internet Technol., 3(4):347-391, 2003.
8. C. Ding and Y. Zhong. Predicting whole-program locality through reuse distance analysis. In PLDI '03: Proceedings of the ACM SIGPLAN 2003 conference on Programming language design and implementation, pages 245-257, New York, NY, USA, 2003. ACM.
9. S. Eranian. Perfmon2. http://perfmon2.sourceforge.net/.
10. A. Fedorova, M. Seltzer, C. Small, and D. Nussbaum. Performance of multithreaded chip multiprocessors and implications for operating system design. In ATEC '05: Proceedings of the annual conference on USENIX Annual Technical Conference, pages 26-26, Berkeley, CA, USA, 2005. USENIX Association.
11. A. Herdrich, R. Illikkal, R. Iyer, D. Newell, V. Chadha, and J. Moses. Rate-based qos techniques for cache/memory in cmp platforms. In ICS '09: Proceedings of the 23rd international conference on Super-computing, pages 479-488, New York, NY, USA, 2009. ACM.
12. J. Huh, C. Kim, H. Shafi, L. Zhang, D. Burger, and S. W. Keckler. A nuca substrate for flexible cmp cache sharing. In ICS '05: Proceedings of the 19th annual international conference on Supercomputing, pages 31-40, New York, NY, USA, 2005. ACM.
13. Intel Corporation. IA-32 Application Developer's Architecture Guide. Intel Corporation, Santa Clara, CA, USA, 2009.
14. R. Iyer. Cqos: a framework for enabling qos in shared caches of cmp platforms. In ICS '04: Proceedings of the 18th annual international conference on Supercomputing, pages 257-266, New York, NY, USA, 2004. ACM.
15. R. Iyer, L. Zhao, F. Guo, R. Illikkal, S. Makineni, D. Newell, Y. Solihin, L. Hsu, and S. Reinhardt. Qos policies and architecture for cache/memory in cmp platforms. In SIGMETRICS '07: Proceedings of the 2007 ACM SIGMETRICS international conference on Measurement and modeling of computer systems, pages 25-36, New York, NY, USA, 2007. ACM.
16. Y. Jiang, X. Shen, J. Chen, and R. Tripathi. Analysis and approximation of optimal co-scheduling on chip multiprocessors. In PACT '08: Proceedings of the 17th international conference on Parallel architectures and compilation techniques, pages 220-229, New York, NY, USA, 2008. ACM.
17. S. Kim, D. Chandra, and Y. Solihin. Fair cache sharing and partitioning in a chip multiprocessor architecture. In PACT '04: Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques, pages 111-122, Washington, DC, USA, 2004. IEEE Computer Society.
18. S. Lohr. Demand for data puts engineers in spotlight. The New York Times, 2008. Published June 17th.
19. K. London, J. Dongarra, S. Moore, P. Mucci, K. Seymour, and T. Spencer. End-user tools for application performance analysis using hardware counters. In 14th Conference on Parallel and Distributed Computing Systems, August 2001.
20. J. Mars and R. Hundt. Scenario based optimization: A framework for statically enabling online optimizations. In CGO '09: Proceedings of the 2009 International Symposium on Code Generation and Optimization, pages 169-179, Washington, DC, USA, 2009. IEEE Computer Society.
21. M. Moreto, F. J. Cazorla, A. Ramirez, R. Sakellariou, and M. Valero. Flexdcp: a qos framework for cmp architectures. SIGOPS Oper. Syst. Rev., 43(2):86-96, 2009.
22. K. J. Nesbit, N. Aggarwal, J. Laudon, and J. E. Smith. Fair queuing memory systems. In MICRO 39: Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, pages 208-222, Washington, DC, USA, 2006. IEEE Computer Society.
23. K. J. Nesbit, J. Laudon, and J. E. Smith. Virtual private caches. In ISCA '07: Proceedings of the 34th annual international symposium on Computer architecture, pages 57-68, New York, NY, USA, 2007. ACM.
24. N. Rafique, W.-T. Lim, and M. Thottethodi. Architectural support for operating system-driven cmp cache management. In PACT '06: Proceedings of the 15th international conference on Parallel architectures and compilation techniques, pages 2-12, New York, NY, USA, 2006. ACM.
25. R. Reddy and P. Petrov. Eliminating inter-process cache interference through cache reconfigurability for real-time and low-power embedded multi-tasking systems. In CASES '07: Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems, pages 198-207, New York, NY, USA, 2007. ACM.
26. L. Soares, D. Tam, and M. Stumm. Reducing the harmful effects of last-level cache polluters with an os-level, software-only pollute buffer. In MICRO '08: Proceedings of the 2008 41st IEEE/ACM International Symposium on Microarchitecture, pages 258-269, Washington, DC, USA, 2008. IEEE Computer Society.
27. V. Suhendra and T. Mitra. Exploring locking & partitioning for predictable shared caches on multi-cores. In DAC '08: Proceedings of the 45th annual Design Automation Conference, pages 300-303, New York, NY, USA, 2008. ACM.