FlexDCP: A QoS framework for CMP architectures

Operating Systems Review (ACM)

Volumn 43, Issue 2, 2009, Pages 86-95

  Moreto, Miquel ^a   Cazorla, Francisco J ^b   Ramirez, Alex ^a   Sakellariou, Rizos ^c   Valero, Mateo ^a  

^a UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

^b BARCELONA SUPERCOMPUTING CENTER   (Spain)

^c UNIVERSITY OF MANCHESTER   (United Kingdom)

Author keywords

Cache partitioning; Multicore systems; Operating systems; Performance predictability; Quality of service

Indexed keywords

APPLICATION PERFORMANCE; CACHE CONFIGURATIONS; CACHE PARTITIONING; CHIP MULTIPROCESSOR; DYNAMIC CACHE; FORCE APPLICATION; GLOBAL PERFORMANCE; HARDWARE RESOURCE UTILIZATION; HIGH THROUGHPUT; INDIRECT MEASURE; MULTI-CORE SYSTEMS; MULTICORE ARCHITECTURES; OPERATING SYSTEMS; QOS FRAMEWORK; QOS METRIC; QOS METRICS; QOS REQUIREMENTS; RESOURCE ASSIGNMENT; RUNNING-IN; SPEED-UPS;

COMPUTER OPERATING SYSTEMS; OPTIMIZATION; QUALITY CONTROL; SOFTWARE ARCHITECTURE;

QUALITY OF SERVICE;

EID: 70449655189     PISSN: 01635980     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1531793.1531806     Document Type: Conference Paper

References (36)

1. ARM920T. Technical Reference Manual. http://infocenter.arm.com/help/ topic/com.arm.doc.ddi0151c/ARM920T-TRM1-S.pdf.
2. UltraSPARC T2. Supplement to the UltraSPARC Architecture 2007. http://opensparc-t2.sunsource.net/specs/UST2-UASuppl-current-draft-HP-EXT.pdf.
3. D. P. Bovet and M. Cesati. Understanding Linux kernel. O'Reilly, 3rd edition, 2005.
4. F. J. Cazorla, P. M. W. Knijnenburg, R. Sakellariou, E. Fernandez, A. Ramirez, and M. Valero. Predictable performance in SMT processors: Synergy between the OS and SMTs. IEEE ToC, 55(7):785-799, 2006. (Pubitemid 43834513)
5. D. Chiou, P. Jain, S. Devadas, and L. Rudolph. Dynamic cache partitioning via columnization. In Design Automation Conference, 2000.
6. F. Guo, Y. Solihin, L. Zhao, and R. Iyer. A framework for providing quality of service in chip multi-processors. In MICRO, 2007.
7. L. Hammond, B. A. Nayfeh, and K. Olukotun. A single-chip multiprocessor. Computer, 30(9):79-85, 1997.
8. L. C. Heller and M. S. Farrell. Millicode in an IBM zSeries processor. IBM J. Res. Dev., 48(3-4):425-434, 2004.
9. J. L. Hennessy and D. A. Patterson. Computer architecture: a quantitative approach. Morgan Kaufmann Publishers Inc., 3rd edition, 2002.
10. L. R. Hsu, S. K. Reinhardt, R. Iyer, and S. Makineni. Communist, utilitarian, and capitalist cache policies on CMPs: caches as a shared resource. In PACT, 2006.
11. C. J. Hughes, P. Kaul, S. V. Adve, R. Jain, C. Park, and J. Srinivasan. Variability in the execution of multimedia applications and implications for architecture. In ISCA, 2001.
12. R. R. Iyer, L. Zhao, F. Guo, R. Illikkal, S. Makineni, D. Newell, Y. Solihin, L. R. Hsu, and S. K. Reinhardt. QoS policies and architecture for cache/memory in CMP platforms. In SIGMETRICS, 2007.
13. A. Jaleel, W. Hasenplaugh, M. K. Qureshi, J. Sebot, S. C. S. Jr, and J. Emer. Adaptive insertion policies for managing shared caches on cmps. In PACT, 2008.
14. T. S. Karkhanis and J. E. Smith. A first-order superscalar processor model. In ISCA, 2004.
15. S. Kim, D. Chandra, and Y. Solihin. Fair cache sharing and partitioning in a chip multiprocessor architecture. In PACT, 2004.
16. J. W. Lee and K. Asanovic. METERG: Measurement-based end-to-end performance estimation technique in QoS-capable multiprocessors. In RTAS, 2006.
17. C.-K. Luk, R. Cohn, R. Muth, H. Patil, A. Klauser, G. Lowney, S. Wallace, V. J. Reddi, and K. Hazelwood. Pin: building customized program analysis tools with dynamic instrumentation. In PLDI, 2005.
18. K. Luo, J. Gummaraju, and M. Franklin. Balancing throughput and fairness in SMT processors. In ISPASS, 2001.
19. R. L. Mattson, J. Gecsei, D. R. Slutz, and I. L. Traiger. Evaluation techniques for storage hierarchies. IBM Systems Journal, 9(2):78-117, 1970.
20. M. Moreto, F. J. Cazorla, A. Ramirez, and M. Valero. Explaining dynamic cache partitioning speed ups. IEEE CAL, 2007.
21. M. Moreto, F. J. Cazorla, A. Ramirez, and M. Valero. Online prediction of applications cache utility. In IC-SAMOS, 2007.
22. O. Mutlu and T. Moscibroda. Stall-time fair memory access scheduling for chip multiprocessors. In MICRO, 2007.
23. K. J. Nesbit, N. Aggarwal, J. Laudon, and J. E. Smith. Fair queuing memory systems. In MICRO, 2006.
24. K. J. Nesbit, J. Laudon, and J. E. Smith. Virtual private caches. In ISCA, 2007.
25. K. J. Nesbit, M. Moreto, F. J. Cazorla, A. Ramirez, M. Valero, and J. E. Smith. A framework for managing multicore resources. IEEE Micro, special issue on Interaction of Computer Architecture and Operating System in the Many-core Era, 38(3), 2008.
26. M. K. Qureshi and Y. N. Patt. Utility-based cache partitioning: A low-overhead, high-performance, runtime mechanism to partition shared caches. In MICRO, 2006.
27. N. Rafique, W.-T. Lim, and M. Thottethodi. Architectural support for operating system-driven CMP cache management. In PACT, 2006.
28. M. J. Serrano, R. Wood, and M. Nemirovsky. A study on multi-streamed superscalar processors. Technical Report 93-105, UCSB, 1993.
29. A. Settle, D. Connors, E. Gibert, and A. Gonzalez. A dynamically reconfigurable cache for multithreaded processors. Journal of Embedded Computing, 1(3-4), 2005.
30. T. Sherwood, E. Perelman, G. Hamerly, S. Sair, and B. Calder. Discovering and exploiting program phases. IEEE Micro, 2003.
31. J. E. Smith and R. Nair. Virtual machines: versatile platforms for systems and processes. Morgan Kaufmann Publishers Inc., 2005.
32. G. E. Suh, S. Devadas, and L. Rudolph. A new memory monitoring scheme for memory-aware scheduling and partitioning. In HPCA, 2002.
33. D. M. Tullsen, S. J. Eggers, and H. M. Levy. Simultaneous multi-threading: maximizing on-chip parallelism. In ISCA, 1995.
34. J. Vera, F. J. Cazorla, A. Pajuelo, O. J. Santana, E. Fernandez, and M. Valero. FAME: Fairly measuring multithreaded architectures. In PACT, 2007.
35. T. Y. Yeh and G. Reinman. Fast and fair: data-stream quality of service. In CASES, 2005.
36. P. Zhou, V. Pandey, J. Sundaresan, A. Raghuraman, Y. Zhou, and S. Kumar. Dynamic tracking of page miss ratio curve for memory management. In ASPLOS, 2004.