Probabilistic job symbiosis modeling for SMT processor scheduling

International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS

Volumn , Issue , 2010, Pages 91-102

  Eyerman, Stijn ^a   Eeckhout, Lieven ^a  

^a GHENT UNIVERSITY   (Belgium)

Author keywords

Performance modeling; Simultaneous multithreading (SMT); Symbiotic job scheduling

Indexed keywords

CO-SCHEDULING; EXPERIMENTAL EVALUATION; JOB SCHEDULING; LOW OVERHEAD; PERFORMANCE MODELING; PERFORMANCE TARGETS; PROCESSOR SCHEDULING; REALISTIC SCENARIO; SHARED RESOURCES; SIMULTANEOUS MULTI-THREADING; SIMULTANEOUS MULTITHREADING PROCESSORS; SYSTEM LEVELS; SYSTEM SOFTWARES; SYSTEM THROUGHPUT;

COMPUTER OPERATING SYSTEMS; LINGUISTICS; MULTITASKING; NANOTECHNOLOGY; OPTIMIZATION; SCHEDULING; TRANSMISSION CONTROL PROTOCOL;

TURNAROUND TIME;

EID: 77952262842     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1736020.1736033     Document Type: Conference Paper

References (33)

1. C. Boneti, F. J. Cazorla, R. Gioiosa, A. Buyuktosunoglu, C.-Y. Cher, and M. Valero. Software-controlled priority characterization of POWER5 processor. In Proceedings of the International Symposium on Computer Architecture (ISCA), pages 415-426, June 2008.
2. J. R. Bulpin and I. Pratt. Hyper-threading aware process scheduling heuristics. In Proceedings of the USENIX Annual Technical Conference, pages 103-106, Apr. 2005.
3. F. J. Cazorla, P. M. W. Knijnenburg, R. Sakellariou, E. Fernández, A. Ramirez, and M. Valero. Predictable performance in SMT processors: Synergy between the OS and SMTs. IEEE Transactions on Computers, 55(7):785-799, July 2006.
4. F. J. Cazorla, A. Ramirez, M. Valero, and E. Fernandez. Dynamically controlled resource allocation in SMT processors. In Proceedings of the 37th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), pages 171-182, Dec. 2004.
5. F. J. Cazorla, A. Ramirez, M. Valero, P. M. W. Knijnenburg, R. Sakellariou, and E. Fernández. QoS for high-performance SMT processors in embedded systems. IEEE Micro, 24(4):24-31, July 2004.
6. D. Chandra, F. Guo, S. Kim, and Y. Solihin. Predicting inter-thread cache contention on a chip-multiprocessor architecture. In Proceedings of the Eleventh International Symposium on High Performance Computer Architecture (HPCA), pages 340-351, Feb. 2005.
7. S. Choi and D. Yeung. Learning-based SMT processor resource distribution via hill-climbing. In Proceedings of the 33rd Annual International Symposium on Computer Architecture (ISCA), pages 239-250, June 2006.
8. E. Cota-Robles. Priority Based Simultaneous Multi-Threading, Dec. 2003. United States Patent No. 6,658,447 B2.
9. A. El-Moursy, R. Garg, D. Albonesi, and S. Dwarkadas. Compatible phase co-scheduling on a CMP of multi-threaded processors. In Proceedings of the IEEE International Parallel and Distributed Processing Symposium (IPDPS), Apr. 2006.
10. S. Eyerman and L. Eeckhout. A memory-level parallelism aware fetch policy for SMT processors. In Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA), pages 240-249, Feb. 2007.
11. S. Eyerman and L. Eeckhout. System-level performance metrics for multi-program workloads. IEEE Micro, 28(3):42-53, May/June 2008.
12. S. Eyerman and L. Eeckhout. Per-thread cycle accounting in SMT processors. In The International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), pages 133-144, Mar. 2009.
13. A. Fedorova, M. Seltzer, and M. D. Smith. A non-work-conserving operating system scheduler for SMT processors. In Proceedings of the Workshop on the Interaction between Operating Systems and Computer Architecture (WIOSCA), in conjunction with ISCA, June 2006.
14. R. Gabor, S. Weiss, and A. Mendelson. Fairness enforcement in switch on event multithreading. ACM Transactions on Architecture and Code Optimization (TACO), 4(3):34, Sept. 2007.
15. B. Gibbs, B. Atyam, F. Berres, B. Blanchard, L. Castillo, P. Coelho, N. Guerin, L. Liu, C. D. Maciel, C. Sosa, and C. Thirumalai. Advanced POWER Virtualization on IBM eServer p5 Servers: Architecture and Performance Considerations. IBM, Nov. 2005.
16. R. Jain, C. J. Hughes, and S. V. Adve. Soft real-time scheduling on simultaneous multithreaded processors. In Proceedings of the 23rd IEEE International Real-Time Systems Symposium, pages 134-145, Dec. 2002.
17. K. Luo, J. Gummaraju, and M. Franklin. Balancing throughput and fairness in SMT processors. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), pages 164-171, Nov. 2001.
18. S. Parekh, S. Eggers, H. Levy, and J. Lo. Thread-sensitive scheduling for SMT processors. Technical report, University of Washington, 2000.
19. M. K. Qureshi and Y. N. Patt. Utility-based cache partitioning: A low-overhead, high-performance, runtime mechanism to partition shared caches. In Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), pages 423-432, Dec. 2006.
20. S. E. Raasch and S. K. Reinhardt. The impact of resource partitioning on SMT processors. In Proceedings of the 12th International Conference on Parallel Architectures and Compilation Techniques (PACT), pages 15-26, Sept. 2003.
21. T. Ramirez, A. Pajuelo, O. J. Santana, and M. Valero. Runahead threads to improve SMT performance. In Proceedings of the Fourteenth International Symposium on High-Performance Computer Architecture (HPCA), pages 149-158, Feb. 2008.
22. A. Settle, J. Kihm, A. Janiszewski, and D. Connors. Architectural support for enhanced SMT job scheduling. In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques (PACT), pages 63-73, Sept. 2004.
23. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. Automatically characterizing large scale program behavior. In Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), pages 45-57, Oct. 2002.
24. A. Snavely and L. Carter. Symbiotic jobscheduling on the MTA. In Proceedings of the Workshop on Multi-Threaded Execution, Architecture and Compilers, Jan. 2000.
25. A. Snavely and D. M. Tullsen. Symbiotic jobscheduling for simultaneous multithreading processor. In Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), pages 234-244, Nov. 2000.
26. A. Snavely, D. M. Tullsen, and G. Voelker. Symbiotic jobscheduling with priorities for a simultaneous multithreading processor. In Proceedings of the ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems, pages 66-76, June 2002.
27. D. Tam, R. Azimi, and M. Stumm. Thread clustering: Sharing-aware scheduling on SMP-CMP-SMT multiprocessors. In Proceedings of the European Conference in Computer Systems (EuroSys), pages 47-58, Mar. 2007.
28. N. Tuck and D. M. Tullsen. Initial observations of the simultaneous multithreading Pentium 4 processor. In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques (PACT), pages 26-34, Sept. 2003.
29. D. Tullsen. Simulation and modeling of a simultaneous multithreading processor. In Proceedings of the 22nd Annual Computer Measurement Group Conference, Dec. 1996.
30. D. M. Tullsen and J. A. Brown. Handling long-latency loads in a simultaneous multithreading processor. In Proceedings of the 34th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), pages 318-327, Dec. 2001.
31. D. M. Tullsen, S. J. Eggers, J. S. Emer, H. M. Levy, J. L. Lo, and R. L. Stamm. Exploiting choice: Instruction fetch and issue on an implementable simultaneous multithreading processor. In Proceedings of the 23rd Annual International Symposium on Computer Architecture (ISCA), pages 191-202, May 1996.
32. D. M. Tullsen, S. J. Eggers, and H. M. Levy. Simultaneous multithreading: Maximizing on-chip parallelism. In Proceedings of the 22nd Annual International Symposium on Computer Architecture (ISCA), pages 392-403, June 1995.
33. VMware. HyperThreading Support in VMware ESX Server 2.1, Apr. 2004.