Software data spreading: Leveraging distributed caches to improve single thread performance

Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI)

Volumn , Issue , 2010, Pages 460-470

  Kamruzzaman, Md ^a   Swanson, Steven ^a   Tullsen, Dean M ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

chip multiprocessors; compilers; single thread performance

Indexed keywords

AGGREGATE CACHE; CACHE CAPACITY; CHIP MULTIPROCESSOR; COMPUTATIONAL RESOURCES; DISTRIBUTED CACHE; MICRO-BENCHMARK; MULTI CORE; MULTI PROCESSOR SYSTEMS; SOFTWARE DATA; SOFTWARE-ONLY TECHNIQUES; THREAD MIGRATION;

AGGLOMERATION; C (PROGRAMMING LANGUAGE); DYNAMIC RANDOM ACCESS STORAGE; LINGUISTICS; MULTIPROCESSING SYSTEMS; PROGRAM COMPILERS;

COMPUTER SOFTWARE;

EID: 77954753229     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1806596.1806648     Document Type: Conference Paper

References (37)

1. First the tick, now the tock: Next generation Intel microarchitecture (Nehalem). 2008. Intel White paper.
2. D. H. Bailey, E. Barzcz, L. Dagum, and H. D. Simon. NAS parallel benchmark results. IEEE Concurrency, February 1993.
3. J. A. Brown and D. M. Tullsen. The Shared-Thread Multiprocessor. In International Conference on Supercomputing, June 2008.
4. J. Chang and G. S. Sohi. Cooperative caching for chip multiprocessors. In Proceedings of the 33rd annual International Symposium on Computer Architecture, June 2006.
5. R. Chappell, J. Stark, S. Kim, S. Reinhardt, and Y. Patt. Simultaneous subordinate microthreading (ssmt). In Proceedings of the international symposium on Computer Architecture, May 1999.
6. J. Collins, D. Tullsen, H. Wang, and J. Shen. Dynamic speculative precompuation. In Proceedings of the International Symposium on Microarchitecture, December 2001.
7. J. Collins, H. Wang, D. Tullsen, C. Hughes, Y.-F. Lee, D. Lavery, and J. Shen. Speculative precomputation: Long-range prefetching of delinquent loads. In Proceedings of the International Symposium on Computer Architecture, July 2001.
8. J. L. Henning. SPEC CPU2000: Measuring cpu performance in the new millennium. Computer, July 2000.
9. J. L. Henning. SPEC CPU2006 benchmark descriptions. SIGARCH Comput. Archit. News, September 2006.
10. J. Huh, C. Kim, H. Shafi, L. Zhang, D. Burger, and S. Keckler. A NUCA substrate for flexible CMP cache sharing. In International Conference on Supercomputing, June 2005.
11. E. Ipek, M. Kirman, N. Kirman, and J. F. Martinez. Core fusion: accommodating software diversity in chip multiprocessors. SIGARCH Comput. Archit. News, May 2007.
12. N. P. Jouppi. Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers. In Proceedings of the international symposium on Computer Architecture, June 1990.
13. D. Kim, S. Liao, P. Wang, J. Cuvillo, X. Tian, X. Zou, H. Wang, D. Yeung, M. Girkar, and J. Shen. Physical experiment with prefetching helper threads on Intel's hyper-threaded processors. In International Symposium on Code Generation and Optimization, March 2004.
14. D. Kim and D. Yeung. Design and evaluation of compiler algorithm for pre-execution. In Proceedings of the international conference on Architectural support for programming languages and operating systems, October 2002.
15. W. Kim, M. S. Gupta, G.-Y. Wei, and D. Brooks. System level analysis of fast, per-core dvfs using on-chip switching regulators. Proceedings of the 14th International Symposium on High Performance Computer Architecture, February 2008.
16. Koushik Chakraborty and Philip M. Wells and Gurindar S. Sohi. Computation spreading: Employing hardware migration to specialize CMP cores on-the-fly. In Proceedings of the international conference on Architectural support for programming languages and operating systems, November 2006.
17. V. Krishnan and J. Torrellas. A chip-multiprocessor architecture with speculative multithreading". IEEE Transactions on Computers, September 1999.
18. R. Kumar, N. P. Jouppi, and D. M. Tullsen. Conjoined-core chip multiprocessing. In Proceedings of the International Symposium on Microarchitecture, December 2004.
19. R. Kumar, D. M. Tullsen, P. Ranganathan, N. P. Jouppi, and K. I. Farkas. Single-isa heterogeneous multi-core architectures for multithreaded workload performance. In Proceedings of the 31st Annual International Symposium on Computer Architecture, June 2004.
20. M. Lam, E. Rothberg, and M. Wolf. The cache performance and optimization of blocked algorithms. In Proceedings of the international conference on Architectural support for programming languages and operating systems, April 1991.
21. S. Liao, P. Wang, H. Wang, G. Hoflehner, D. Lavery, and J. Shen. Postpass binary adaptation for software-based speculative precomputation. In Proceedings of the conference on Programming Language Design and Implementation, October 2002.
22. C. Liu, A. Sivasubramaniam, and M. Kandemir. Organizing the last line of defense before hitting the memory wall for cmps. In Proceedings of the 10th International Symposium on High Performance Computer Architecture, February 2004.
23. C.-K. Luk. Tolerating memory latency through software-controlled pre-execution in simultaneous multithreading processors. In Proceedings of the International Symposium on Computer Architecture, July 2001.
24. C.-K. Luk, R. Cohn, R. Muth, H. Patil, A. Klauser, G. Lowney, S. Wallace, V. J. Reddi, and K. Hazelwood. Pin: building customized program analysis tools with dynamic instrumentation. In Proceedings of the 2005 conference on Programming Language Design and Implementation, June 2005.
25. M. Zhang and K. Asanovic. Victim replication: Maximizing capacity while hiding wire delay in tiled chip multiprocessors. In Proceedings of the 32nd annual International Symposium on Computer Architecture, June 2005.
26. P. Marcuello, A. González, and J. Tubella. Speculative multithreaded processors. In 12th International Conference on Supercomputing, November 1998.
27. H. McGhan. Niagara 2 opens the floodgates. Microprocessor Reports, November 2006.
28. A. McKeller and E. Coffman. The organization of matrices and matrix operations in a paged multiprogramming environment. Communications of the ACM, Mar. 1969.
29. P. Michaud. Exploiting the cache capacity of a single-chip multi-core processor with execution migration. In Proceedings of the 10th International Symposium on High Performance Computer Architecture, February 2004.
30. C. G. Quiñones, C. Madriles, J. Sánchez, P. Marcuello, A. González, and D. M. Tullsen. Mitosis compiler: an infrastructure for speculative threading based on pre-computation slices. In ACM SIGPLAN Conference on Programming Language Design and Implementation, June 2005.
31. G. S. Sohi, S. E. Breach, and T. N. Vijaykumar. Multiscalar processors. In Proceedings of the International Symposium on Computer Architecture, June 1995.
32. R. Strong, J. Mudigonda, J. C. Mogul, N. Binkert, and D. Tullsen. Fast switching of threads between cores. SIGOPS Oper. Syst. Rev., April 2009.
33. D. M. Tullsen. Simulation and modeling of a simultaneous multithreading processor. In Proceedings of the 22nd Annual Computer Measurement Group Conference, December 1996.
34. W. Zhang, B. Calder, and D. Tullsen. A self-repairing prefetcher in an event-driven dynamic optimization framework. In International Symposium on Code Generation and Optimization, March 2006.
35. W. Zhang, B. Calder, and D. M. Tullsen. An event-driven multithreaded dynamic optimization framework. In Proceedings of the 14th International Conference on Parallel Architectures and Compilation Techniques, September 2005.
36. W. Zhang, D. Tullsen, and B. Calder. Accelerating and adapting precomputation threads for efficient prefetching. In Proceedings of the International Symposium on High Performance Computer Architecture, January 2007.
37. C. Zilles and G. Sohi. Execution-based prediction using speculative slices. In Proceedings of the International Symposium on Computer Architecture, July 2001.