Web search using mobile cores: Quantifying and mitigating the price of efficiency

Proceedings - International Symposium on Computer Architecture

Volumn , Issue , 2010, Pages 314-325

  Reddi, Vijay Janapa ^a   Lee, Benjamin C ^b   Chilimbi, Trishul ^c   Vaid, Kushagra ^d  

^a HARVARD UNIVERSITY   (United States)

^b STANFORD UNIVERSITY   (United States)

^c MICROSOFT RESEARCH   (United States)

^d MICROSOFT   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION QUALITY; CHIP MULTIPROCESSOR; COMMODITIZATION; DATA CENTERS; ECONOMIES OF SCALE; MICRO ARCHITECTURES; POWER EFFICIENCY; POWER EFFICIENT; SYSTEM LEVELS; WEB SEARCH ENGINES; WEB SEARCHES;

COMPUTER ARCHITECTURE; COMPUTERS; ECONOMICS; INFORMATION RETRIEVAL; SEARCH ENGINES;

WORLD WIDE WEB;

EID: 77954977639     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1815961.1816002     Document Type: Conference Paper

References (23)

1. L. Barroso, K. Gharachorloo, R. McNamara, A. Nowatzyk, S. Qadeer, B. Sano, S. Smith, R. Stets, and B. Verghese. Piranha: A scalable architecture based on single-chip multiprocessing. In ISCA'00.
2. L. A. Barroso. The price of performance: An economic case for chip multiprocessing. Queue, ACM, 2005.
3. L. A. Barroso, J. Dean, and U. Holzle. Web search for a planet: The Google cluster architecture. Micro, IEEE, 2003.
4. L. A. Barroso and U. Holzle. The case for energy-proportional computing. Computer, IEEE, 2007.
5. S. Brin and L. Page. The anatomy of a large-scale hypertextual web search engine. In WWW7, 1998.
6. I. Corporation. Technical product specification. Intel Desktop Board D945GCLF2, 2008.
7. J. Davis, J. Laudon, and K. Olukotun. Maximizing CMP throughput with mediocre cores. In PACT'05.
8. V. George, S. Jahagirdar, C. Tong, K. Smits, S. Damaraju, S. Siers, V. Naydenov, T. Khondker, S. Sarkar, and P. Singh. Penryn: 45-nm next generation intel core 2 processor. In ASSCC'07, 2007.
9. L. Geppert. Sun's big splash: Niagara multiprocessor chip. IEEE Spectrum'05.
10. G. Gerosa, S. Curtis, M. D'Addeo, B. Jiang, B. Kuttanna, F. Merchant, B. Patel, M. Taufique, and H. Samarchi. A sub-1W to 2W low-power IA processor for mobile internet devices and ultra-mobile pcs in 45nm hi-K metal gate CMOS. In ISSCC'08.
11. J. Hamilton. Cost of power in large-scale data centers. In http://perspectives.mvdirona.com.
12. Intel Corporation. Thermal/mechanical design guide. Intel 5000 Series Chipset Memory Controller Hub (MCH), 2006.
13. Intel Corporation. 45nm Intel Core 2 Duo Processor: BAClears. Intel VTune Performance Analyzer 9.1 Help, 2008.
14. Intel Corporation. Volume 1 basic architecture. Intel 64 and IA-32 Architectures: Software Developers Manual, 2009.
15. K. Lim, P. Ranganathan, J. Chang, C. Patel, T. Mudge, and S. Reinhardt. Understanding and designing new server architectures for emerging warehouse-computing environments. In ISCA'08.
16. Micron. Technical note TN-47-104: Calculating memory system power for DDR2. In www.micron.com, 2006.
17. P. Ranganathan and N. Jouppi. Enterprise IT trends and implications for architecture research. In HPCA-11, 2005.
18. P. Ranganathan, P. Leech, D. Irwin, and J. Chase. Ensemble-level power management for dense blade servers. InISCA'06.
19. Seagate. Barracuda 7200.12 data sheet. In www.seagate.com,2009.
20. L. Seiler, D. Carmean, E. Sprangle, T. Forsyth, M. Abrash, P. Dubey, S. Junkins, A. Lake, J. Sugerman, R. Cavin, R. Espasa, E. Grochowski, T. Juan, and P. Hanrahan. Larrabee: a many-core x86 architecture for visual computing. ACM Trans. Graph., 2008.
21. R. Swinburne. Intel Core i7-Nehalem architecture dive. In www.bit-tech.net, 2008.
22. V. Vasudevan, J. Franklin, D. Anderson, A. Phanishayee, L. Tan, M. Kaminsky, and I. Morau. FAWNdamentally power-efficient clusters. In HotOS-XII, 2009.
23. VMware. Vmmark benchmark. In www.vmware.com/products/vmmark, 2009.