Thread to strand binding of parallel network applications in massive multi-threaded systems

Proceedings of the ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPOPP

Volumn , Issue , 2010, Pages 191-201

  Radojković, Petar ^a   Čakarević, Vladimir ^a   Verdú, Javier ^b   Pajuelo, Alex ^b   Cazorla, Francisco J ^c   Nemirovsky, Mario ^a   Valero, Mateo ^a,b  

^a BARCELONA SUPERCOMPUTING CENTER   (Spain)

^b UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

^c CSIC   (Spain)

Author keywords

CMT; Process scheduling; Simultaneous multithreading; UltraSPARC T2

Indexed keywords

CMT PROCESS; DYNAMIC SCHEDULERS; HARDWARE RESOURCES; MULTI-THREADED SYSTEM; MULTITHREADED; MULTITHREADED ARCHITECTURE; MULTITHREADED PROCESSORS; NETWORK APPLICATIONS; OPERATING SYSTEMS; PARALLEL NETWORK; PROCESSOR ARCHITECTURES; RESOURCE SHARING; SCHEDULING PROCESS; SHARED RESOURCES; SIMULTANEOUS MULTI-THREADING; SINGLE LEVEL; ULTRASPARC;

ARTS COMPUTING; COMPUTER ARCHITECTURE; COMPUTER OPERATING SYSTEMS; MICROPROCESSOR CHIPS; MULTITASKING; PARALLEL PROGRAMMING;

PIPELINE PROCESSING SYSTEMS;

EID: 77749280355     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1693453.1693480     Document Type: Conference Paper

References (33)

1. OpenSPARC™ T1 Microarchitecture Specification, 2006.
2. UltraSPARC T1™ Supplement to the UltraSPARC Architecture 2005, 2006.
3. OpenSPARC™ T2 Core Microarchitecture Specification, 2007.
4. OpenSPARC™ T2 System-On-Chip (SOC) Microarchitecture Specification, 2007.
5. Netra Data Plane Software Suite 2.0 Update 2 Reference Manual, 2008.
6. Netra Data Plane Software Suite 2.0 Update 2 User's Guide, 2008.
7. Intel 64 and IA-32 Architectures Software Developers Manual, 2009. http://www.intel.com/Assets/PDF/manual/253665.pdf.
8. J. Aas. Understanding the Linux 2.6.8.1 CPU Scheduler. SGI, 2005. doi: http://josh.trancesoftware.com/linux/linux-cpu-scheduler.pdf.
9. C. Acosta, F. Cazorla, A. Ramirez, and M. Valero. Thread to Core Assignment in SMT On-Chip Multiprocessors. In SBAC-PAD '09: Proceedings of the 2009 21st International Symposium on Computer Architecture and High Performance Computing. IEEE Computer Society, 2009.
10. D. Bovet and M. Cesati. Understanding the Linux Kernel. O'Reilly Media, Inc., 2006.
11. D. Chandra, F. Guo, S. Kim, and Y. Solihin. Predicting inter-thread cache contention on a chip multi-processor architecture. In HPCA 05: Proceedings of the 11th International Symposium on High-Performance Computer Architecture, pages 340-351. IEEE Computer Society, 2005.
12. W. G. Cochran. Sampling Techniques, 3rd edition. Wiley-India, 2007. ISBN 8126515244.
13. D. Doucette and A. Fedorova. Base vectors: A potential technique for microarchitectural classification of applications. In Proceedings of the Workshop on the Interaction between Operating Systems and Computer Architecture (WIOSCA), in conjunction with ISCA-34, 2007.
14. R. Ennals, R. Sharp, and A. Mycroft. Task partitioning for multi-core network processors. In In Compiler Construction, pages 76-90, 2005.
15. A. Fedorova, M. Seltzer, and M. Smith. Improving performance isolation on chip multiprocessors via an operating systems scheduler. In Proceedings of the 16th International Conference on Parallel Architecture and Compilation Techniques, pages 25-38, 2007.
16. G. Houston. BGP Table Statistics. http://bgp.potaroo.net.
17. R. Jain, C. Hughes, and S. Adve. Soft real-time scheduling on simultaneous multithreaded processors. Proceedings of RTSS'2002.
18. J. Kihm, A. Settle, A. Janiszewski, and D. A. Connors. Understanding the impact of inter-thread cache interference on ILP in modern SMT processors. 7, 2005.
19. E. Kohler, J. Li, V. Paxson, and S. Shenker. Observed Structure of Addresses in IP Traffic. In Proceedings of the 2nd ACM SIGCOMM Workshop on Internet measurment, pages 253-266, New York, NY, USA, 2002. ACM. ISBN 1-58113-603-X. doi: http://doi.acm.org/10.1145/637201.637242.
20. R. Kokku, T. L. Riché, A. Kunze, J. Mudigonda, J. Jason, and H. M. Vin. A case for run-time adaptation in packet processing systems. SIGCOMM Comput. Commun. Rev., 34(1):107-112, 2004. ISSN 0146-4833. doi: http://doi.acm.org/10.1145/972374.972393.
21. R. Kumar, Dean M. Tullsen, Parathasarathy Ranganathan, Norman P. Jouppi, and Keith I. Farkas. Single-ISA heterogenous multi-core architectures for multithreaded workload performance. In Proceedings of the 31st annual international symposium on Computer architecture, page 64, 2004.
22. H. Q. Le, W. J. Starke, J. S. Fields, F. P. O'Connell, D. Q. Nguyen, B. J. Ronchetti, W. M. Sauer, E. M. Schwarz, and M. T. Vaden. IBM POWER6 microarchitecture. IBM J. Res. Dev., 51(6), 2007.
23. N. Shah. Understanding Network Processors. Technical report, EECS, University of California, Berkeley, Sept. 2001.
24. S. Parekh, S. Eggers, H. Levy, and J. Lo. Thread-sensitive scheduling for SMT processors, 2000.
25. P. Radojković, V. Cakarevic, J. Verdú, A. Pajuelo, R. Gioiosa, F. Cazorla, M. Nemirovsky, and M. Valero. Measuring Operating System Overhead on CMT Processors. In SBAC-PAD '08: Proceedings of the 2008 20th International Symposium on Computer Architecture and High Performance Computing. IEEE Computer Society, 2008. ISBN 978-0-7695-3423-7.
26. J. M. Richard McDougall. Solaris internals: Solaris 10 and OpenSolaris kernel architecture. Sun Microsystems Press/Prentice Hall, 2006. ISBN 9780131482098.
27. D. Shelepov, Juan Carlos Saez Alcaide, Stacey Jeffery, Alexandra Fedorova, Nestor Perez, Zhi Feng Huang, Sergey Blagodurov, and Viren Kumar. Hass: A scheduler for heterogeneous multicore systems. In ACM SIGOPS Operating Systems Review, pages 66-75, 2009.
28. T. Sherwood, G. Varghese, and B. Calder. A Pipelined Memory Architecture for High Throughput Network Processors. In Proceedings of the 30th annual international symposium on Computer architecture, pages 288-299, New York, NY, USA, 2003. ACM. ISBN 0-7695-1945-8. doi: http://doi.acm.org/10.1145/859618. 859652.
29. B. Sinharoy, R. N. Kalla, J. M. Tendler, R. J. Eickemeyer, and J. B. Joyner. POWER5 system microarchitecture. IBM J. Res. Dev., 49 (4/5), 2005.
30. A. Snavely, Dean M. Tullsen, and Geoff Voelker. Symbiotic job-scheduling with priorities for a simultaneous multithreading processor. In Proceedings of the 2002 ACM SIGMETRICS international conference on Measurement and modeling of computer systems, pages 66-76, 2002.
31. L. A. Torrey, J. Coleman, and B. P. Miller. A comparison of interactivity in the Linux 2.6 scheduler and an MLFQ scheduler. Softw. Pract. Exper., 37(4):347-364, 2007. ISSN 0038-0644. doi: http://dx.doi.org/10.1002/spe.v37:4.
32. V. Čakarević, P. Radojković, J. Verdú, A. Pajuelo, F. Cazorla, M. Nemirovsky, and M. Valero. Characterizing the resource-sharing levels in the UltraSPARC T2 processor. In Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-42), New York, NY, USA, Dec 2009.
33. T. Wolf, N. Weng, and C.-H. Tai. Design considerations for network processor operating systems. In Proc. of ACM/IEEE Symposium on Architectures for Networking and Communication Systems (ANCS), Princeton, NJ, Oct. 2005.