A bandwidth-aware memory-subsystem resource management using non-invasive resource profilers for large CMP systems

Proceedings - International Symposium on High-Performance Computer Architecture

Volumn , Issue , 2010, Pages

  Kaseridis, Dimitris ^a   Stuecheli, Jeffrey ^a,b   Chen, Jian ^a   John, Lizy K ^a  

^a The University of Texas at Austin   (United States)

^b IBM   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BANDWIDTH; MEMORY ARCHITECTURE; NATURAL RESOURCES MANAGEMENT; RESOURCE ALLOCATION; SUPERCOMPUTERS; SYSTEMS ANALYSIS;

CACHE PARTITIONING ALGORITHMS; CHIP MULTIPROCESSORS; DESTRUCTIVE INTERFERENCE; FULL SYSTEM SIMULATORS; RESOURCE MANAGEMENT; RESOURCE MANAGEMENT SCHEMES; RESOURCE REQUIREMENTS; THROUGHPUT OPTIMIZATION;

CACHE MEMORY;

EID: 77952558038     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/hpca.2010.5416654     Document Type: Conference Paper

References (30)

1. B. M. Beckmann and David A. Wood, "Managing Wire Delay in Large Chip-Multiprocessor Caches", Proceedings of the 37th International Symposium on Microarchitecture, 2004
2. R. Bitirgen, E. Ipek, and J. F. Martinez, "Coordinated management of multiple interacting resources in chip multiprocessors: A machine learning approach", In International Symposium on Microarchitecture 2008, Pages 318-329, 2008
3. D. Chandra, et al., "Predicting inter-thread cache contention on a chip multiprocessor architecture", In Proc. 11th International Symposium on High Performance Computer Architecture, 2005
4. J. Chang, et al., "Cooperative cache partitioning for chip multiprocessors", In ICS '07: Proceedings of the 21st annual international conference on Supercomputing, 2007
5. Wieser, Friedrich von, "Der naturliche Werth [Natural Value]", Book I, Chapter V, 1889
6. F. Guo, et al., "From Chaos to QoS: Case Studies in CMP Resource Management", dasCMP/Micro, Dec 2006
7. R. Ho, K. W. Mai, and M. A. Horowitz. "The Future of Wires", Proceedings of the IEEE, 89(4):490-504, Apr. 2001
8. L. Hsu, S. Reinhardt, R. Iyer and S. Makineni, "Communist, Utilitarian, and Capitalist Cache Policies on CMPs: Caches as a Shared Resource", International Conference on Parallel Architectures and Compilation Techniques (PACT), 2006
9. J. Huh, et al. "A NUCA Substrate for Flexible CMP Cache Sharing", IEEE Transactions on Parallel and Distributed Systems, Vol. 18, issue. 8, pages 1028-1040, 2007
10. R. Iyer, et al. "CQoS: A Framework for Enabling QoS in Shared Caches of CMP Platforms", 18th Annual International Conference on Supercomputing (ICS'04), July 2004
11. Y. Jiang, et al. , "Analysis and approximation of optimal co-scheduling on chip multiprocessor", International Conference on Parallel Architectures and Compilation Techniques (PACT) 2008, pages 220-229, 2008
12. D. Kaseridis, J. Stuecheli, and L. K. John, "Bank-aware Dynamic Cache Partitioning for Multicore Architectures," The 38th International Conference on Parallel Processing (ICPP), 2009
13. R. Kessler, R. Jooss, A. Lebeck and M. D. Hill ,"Inexpensive implementations of set-associativity", In Proceedings of the 16th Annual International Symposium on Computer Architecture, 1989
14. R. Kessler, M. D. Hill, and D. A. Wood, "A comparison of trace-sampling techniques for multi-megabyte caches", IEEE Transactions on Computers. 43(6):664675, 1994.
15. S. Kim, et al., "Cache Sharing and Partitioning in a Chip Multiprocessor Architecture", 13th Int PACT, 2004
16. K. Krewell, "Best Servers of 2004: Multicore is Norm", Microprocessor Report, www.mpronline.com, Jan 2005
17. R. L. Mattson. et al. "Evaluation techniques for storage hierarchies". IBM Systems Journal, 9(2):78-117, 1970
18. Milo M. K. Martin, et al. "Multifacet's General Execution-driven Multiprocessor Simulator (GEMS) Toolset", Computer Architecture News (CAN), September 2005
19. C. Liu, A. Sivasubramaniam, M. Kandemir, "Organizing the Last Line of Defense before Hitting the Memory Wall for CMPs" 10th IEEE Symp.on High-Performance Computer Architecture (HPCA), Feb. 2004
20. K. J. Nesbit, et al., "Multicore Resource Management", IEEE Micro special issue on Interaction of Computer Architecture and Operating Systems in the Manycore Era, May-June 2008
21. K. J. Nesbit, N. Aggarwal, J. Laudon, and J. E. Smith, "Fair queuing memory systems", In MICRO 39, 2006
22. M. K. Qureshi and Yale N. Patt, "Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches", MICRO 2006
23. P. Ranganathan and N. Jouppi. "Enterprise IT Trends and Implications on Architecture Research", In Proc. of the 11th International Symposium on High Performance Computer Architecture (HPCA), Feb 2005
24. D. Sylvester and K. Keutzer. "Getting to the Bottom of Deep Submicron II: a Global Wiring Paradigm", In Proceedings of the 1999 International Symposium on Physical Design, 1999
25. Simics Microarchitect's Toolset, http://www.virtutech.com/
26. SPEC CPU2006 Benchmark Suit, http://www.spec.org
27. H. S. Stone et al. "Optimal partitioning of cache memory", IEEE Transactions on Computers, 41(9), 1992.
28. G. E. Suh, S. Devadas, and L. Rudolph, "A New Memory Monitoring Scheme for Memory-aware Scheduling and Partitioning", In Proceedings of the 8th International Symposium on High-Performance Computer Architecture, 2002
29. P. Zhou, et al. "Dynamic Tracking of Page Miss Ratio Curve for Memory Management", Architectural Support for Programming Languages and Operating Systems, 2004
30. L. Zhao, R. Iyer, R. Illikkal, J. Moses, S. Makineni, and D. Newell. Cachescouts: Fine-grain monitoring of shared caches in cmp platforms. In PACT '07 pages 339-352, 2007.