Database servers on chip multiprocessors: Limitations and opportunities

CIDR 2007 - 3rd Biennial Conference on Innovative Data Systems Research

Volumn , Issue , 2007, Pages 79-87

  Hardavellas, Nikos ^a   Pandis, Ippokratis ^a   Johnson, Ryan ^a   Mancheril, Naju G ^a   Ailamaki, Anastassia ^a   Falsafi, Babak ^a  

^a CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

Database engine. performance characterization. chip multiprocessors. staged database systems

Indexed keywords

CHIP MULTIPROCESSOR; CONCERTED EFFORT; DATA CACHES; DATA MANAGEMENT SOFTWARE; DATA-BASE SERVERS; DATABASE DESIGN; EXECUTION TIME; OFF-CHIP; ON-CHIP CACHE; ON-CHIP MULTIPROCESSOR; PERFORMANCE CHARACTERIZATION; RESEARCH CHALLENGES; SHIFT-AND;

INFORMATION MANAGEMENT; MICROPROCESSOR CHIPS; RESEARCH; SYSTEMS ANALYSIS;

DATABASE SYSTEMS;

EID: 84863354514     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (31)

1. Intel Corporation. "Intel Core Duo Processor and Intel Core Solo Processor on 65nm Process Datasheet", June 2006.
2. IBM Corporation. "Pmcount for Linux on Power Architecture", Sep. 2006.
3. A. Ailamaki, D. J. DeWitt, M. D. Hill, and M. Skounakis. "Weaving Relations for Cache Performance". In Proceedings of 27th International Conference on Very Large Data Bases (VLDB), 2001.
4. A. Ailamaki, D. J. DeWitt, M. D. Hill, and D. A. Wood. "DBMSs on a Modern Processor: Where Does Time Go?". In Proceedings of the 25th International Conference on Very Large Data Bases (VLDB), 1999.
5. L. A. Barroso, et al. "Piranha: A Scalable Architecture Based on Single-Chip Multiprocessing". In Proceedings of the 27th Annual International Symposium on Computer Architecture (ISCA), 2000.
6. L. A. Barroso, K. Gharachorloo, and E. Bugnion. "Memory System Characterization of Commercial Workloads". In Proceedings of the 25th Annual International Symposium on Computer Architecture (ISCA), 1998.
7. S. Borkar. "Microarchitecture and Design Challenges for Gigascale Integration". Keynote. In Proceedings of the 37th International Symposium on Microarchitecture (MICRO-37), Dec. 2004.
8. S. Chen, A. Ailamaki, P. B. Gibbons, and T. C. Mowry. "Improving Hash Join Performance Through Prefetching". In Proceedings of the 20th International Conference on Data Engineering (ICDE), 2004.
9. T. M. Chilimbi, M. Hill, and J. R. Larus. "Cache-Conscious Structure Layout". In Proceedings of SIGPLAN Conference on Programming Language Design and Implementation (PLDI), 1999.
10. J. D. Davis, J. Laudon and K. Olukotun. "Maximizing CMP Throughput with Mediocre Cores". In Proceedings of the14th International Conference on Parallel Architectures and Compilation Techniques (PACT), 2005.
11. N. Hardavellas, et al. "SIMFLEX: A Fast, Accurate, Flexible Full-System Simulation Framework for Performance Evaluation of Server Architecture". In ACM SIGMETRICS Performance Evaluation Review, Mar. 2004.
12. S. Harizopoulos, and A. Ailamaki. "A Case for Staged Database Systems". In Proceedings of the 1st International Conference on Innovative Data Systems Research (CIDR), 2003.
13. S. Harizopoulos, and A. Ailamaki. "STEPS towards cacheresident transaction processing". In Proceedings of the 30th International Conference on Very Large Data Bases (VLDB), 2004.
14. S. Harizopoulos, V. Shkapenyuk, and A. Ailamaki. "QPipe: A Simultaneously Pipelined Relational Query Engine". In Proceedings of the 24th ACM SIGMOD International Conference on Management of Data, 2005.
15. N. P. Jouppi. "Improving Direct-Mapped Cache Performance by the Addition of a Small Fully-Associative Cache and Prefetch Buffers". In Proceedings of the 17th Annual International Symposium on Computer Architecture (ISCA), 1998.
16. R. Kalla, B. Sinharoy, and J. Tendler. "IBM Power5 chip: A dual-core multithreaded processor". In IEEE MICRO, 2004.
17. P. Kongetira, K. Aingaran, and K. Olukotun. "Niagara: A 32- Way Multithreaded SPARC Processor". In IEEE MICRO, 2005.
18. J. R. Larus, and M. Parkes. "Using Cohort Scheduling to Enhance Server Performance". In Proceedings of the General Track: 2002 USENIX Annual Technical Conference, 2002.
19. J. Lo, et al. "An Analysis of Database Workload Performance on Simultaneous Multithreaded Processors". In Proceedings of the 25th Annual International Symposium on Computer Architecture (ISCA), 1998.
20. A. M. G. Maynard, C. M. Donelly, and B. R. Olszewski. "Contrasting Characteristics and Cache Performance of Technical and Multi-user Commercial Workloads". In Proceedings of the 6th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-VI), 1994.
21. P. Ranganathan, K. Gharachorloo, S. V. Adve, and L. A. Barroso. "Performance of Database Workloads on Shared- Memory Systems with Out-of-Order Processors". In Proceedings of the 8th International Conference of Architectural Support for Programming Languages and Operating Systems (ASPLOS), 1998.
22. J. Rao, and K. A. Ross. "Making B+-Trees Cache Conscious in Main Memory". In Proceedings of the 19th ACM SIGMOD International Conference on Management of Data, 2000.
23. S. Rusu, et al. "A Dual-Core Multi-Threaded Xeon Processor with 16MB L3 Cache". In IEEE International Solid-State Circuits Conference Digest of Technical Papers, Feb. 2006.
24. M. Shao, A. Ailamaki and B. Falsafi. "DBmbench: Fast and Accurate Database Workload Representation on Modern Microarchitecture". In Proceedings of the IBM Center for Advanced Studies Conference, 2005.
25. A. Shatdal, C. Kant, and J. F. Naughton. "Cache Conscious Algorithms for Relational Query Processing". In Proceedings of the 20th International Conference on Very Large Data Bases (VLDB), 1994.
26. S. Somogyi, et al. "Spatial Memory Streaming". In Proceedings of the 33rd Annual International Symposium on Computer Architecture (ISCA), Boston, Massachusetts, 2006.
27. M. Welsh, D. Culler, and E. Brewer. "SEDA: An Architecture for Well-Conditioned, Scalable Internet Services". In Proceedings of the 18th ACM Symposium on Operating Systems Principles (SOSP), 2001.
28. T. F. Wenisch, et al. "SimFlex: Statistical Sampling of Computer System Simulation." IEEE MICRO Special Issue on Computer Architecture Simulation and Modeling, vol. 26, no. 4, July/August 2006.
29. S. J. E. Wilton and N. P. Jouppi. "CACTI: An Enhanced Cache Access and Cycle Time Model". In IEEE Journal of Solid-State Circuits, May 1996.
30. J. Wuu, D. Weiss, C. Morganti, and M. Dreesen. "The Asynchronous 24MB On-Chip Level-3 Cache for a Dual- Core Itanium®-Family Processor". In IEEE International Solid-State Circuits Conference Digest of Technical Papers, Feb. 2005.
31. M. Zukowski, P. Boncz, N. Nes, and S. Heman. "MonetDB/X100 - A DBMS in the CPU Cache". In IEEE Data Engineering Bulletin, June 2005.