An approach to resource-aware co-scheduling for CMPs

Proceedings of the International Conference on Supercomputing

Volumn , Issue , 2010, Pages 189-199

  Bhadauria, Major ^a   McKee, Sally A ^b  

^a Cornell University ^*  (United States)

^b CHALMERS UNIVERSITY OF TECHNOLOGY   (Sweden)

Author keywords

CMP; energy efficiency; performance; scheduling

Indexed keywords

CMP; CO-SCHEDULING; ENERGY DELAY; GANG SCHEDULING; HOLISTIC APPROACH; IMPROVING PERFORMANCE; LOCAL SEARCH HEURISTICS; MULTI-THREADED PROGRAMS; MULTITHREADED; ON-CHIP MULTIPROCESSOR; PERFORMANCE GAIN; REAL TIME SCHEDULING; RESOURCE AWARE; SHARED RESOURCES; SINGLE-THREADED; TIME MULTIPLEXED;

ENERGY EFFICIENCY; HEURISTIC ALGORITHMS; MULTIPROCESSING SYSTEMS; MULTITASKING; THROUGHPUT;

SCHEDULING;

EID: 77954752931     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1810085.1810113     Document Type: Conference Paper

References (26)

1. D. Bailey, T. Harris, W. Saphir, R. Van der Wijngaart, A. Woo, and M. Yarrow. The NAS parallel benchmarks 2.0. Report NAS-95-020, NASA Ames Research Center, Dec. 1995.
2. M. Banikazemi, D. Poff, and B. Abali. PAM: A novel performance/power aware meta-scheduler for multi-core systems. In Proc. IEEE/ACM Supercomputing International Conference on High Performance Computing, Networking, Storage and Analysis, number 39, Nov. 2008.
3. M. Bhadauria and S. McKee. Optimizing thread throughput for multithreaded workloads on memory constrained CMPs. In Proc. ACM Computing Frontiers Conference, pages 119-128, May 2008.
4. C. Bienia, S. Kumar, J. Singh, and K. Li. The PARSEC benchmark suite: Characterization and architectural implications. In Proc. IEEE/ACM International Conference on Parallel Architectures and Compilation Techniques, pages 72-81, Oct. 2008.
5. C. Boneti, R. Gioiosa, F. Cazorla, and M. Valero. A dynamic scheduler for balancing HPC applications. In Proc. IEEE/ACM Supercomputing International Conference on High Performance Computing, Networking, Storage and Analysis, number 41, Nov. 2008.
6. J. Corbalan, X. Martorell, and J. Labarta. Performance-driven processor allocation. In Proc. 4th USENIX Symposium on Operating System Design and Implementation, pages 59-73, Oct. 2000.
7. J. Corbalan, X. Martorell, and J. Labarta. Improving gang scheduling through job performance analysis and malleability. In Proc. 15th ACM International Conference on Supercomputing, pages 303-312, June 2001.
8. M. Curtis-Maury, K. Singh, S. McKee, F. Blagojevic, D. Nikolopoulos, B. de Supinski, and M. Schulz. Identifying energy-efficient concurrency levels using machine learning. In Proc. 1st International Workshop on Green Computing, Sept. 2007.
9. Electronic Educational Devices. Watts Up PRO. http://www.wattsupmeters. com/, May 2009.
10. A. Fedorova, M. Seltzer, C. Small, and D. Nussbaum. Performance of multithreaded chip multiprocessors and implications for operating system design. In Proc. USENIX Annual Technical Conference, pages 26-26, Apr. 2005.
11. E. Frachtenberg, D. G. Feitelson, F. Petrini, and J. Fernandez. Adaptive parallel job scheduling with flexible coscheduling. IEEE Transactions on Parallel and Distributed Systems, 16(11):1066-1077, Nov. 2005.
12. S. Herbert and D. Marculescu. Analysis of dynamic voltage/frequency scaling in chip-multiprocessors. In Proc. IEEE/ACM International Symposium on Low Power Electronics and Design, pages 38-43, Aug. 2007.
13. C. Isci, G. Contreras, and M. Martonosi. Live, runtime phase monitoring and prediction on real systems with application to dynamic power management. In Proc. IEEE/ACM 40th Annual International Symposium on Microarchitecture, pages 359-370, Dec. 2006.
14. P. Kongetira, K. Aingaran, and K. Olukotun. Niagara: A 32-way multithreaded SPARC processor. IEEE Micro, 25(2):21-29, Mar. 2005.
15. R. McGregor, C. Antonopoulos, and D. Nikolopoulos. Scheduling algorithms for effective thread pairing on hybrid multiprocessors. In Proc. 19th IEEE/ACM International Parallel and Distributed Processing Symposium, volume 1, page 28a, Los Alamitos, CA, USA, Apr. 2005. IEEE Computer Society.
16. S. McKee. Maximizing Memory Bandwidth for Streamed Computations. PhD thesis, School of Engineering and Applied Science, Univ. of Virginia, May 1995.
17. K. Nesbit, N. Aggarwal, J. Laudon, and J. Smith. Fair queuing memory systems. In Proc. IEEE/ACM 40th Annual International Symposium on Microarchitecture, pages 208-222, Dec. 2006.
18. K. Nesbit, J. Laudon, and J. Smith. Virtual private caches. In Proc. 34th IEEE/ACM International Symposium on Computer Architecture, pages 57-68, June 2007.
19. S. Parekh, S. Eggers, and H. Levy. Thread-sensitive scheduling for SMT processors. Technical Report Technical Report, University of Washington, 2000.
20. C. Severance and R. Enbody. Comparing gang scheduling with dynamic space sharing on symmetric multiprocessors using automatic self-allocating threads (ASAT). In 11th International Parallel Processing Symposium, pages 288-292, Apr. 1997.
21. K. Singh, M. Bhadauria, and S. McKee. Real time power estimation of multi-cores via performance counters. Proc. Workshop on Design, Architecture and Simulation of Chip Multi-Processors, Nov. 2008.
22. G. Suh, L. Rudolph, and S. Devadas. Effects of memory performance on parallel job scheduling. Lecture Notes in Computer Science, 2221:116, Jan. 2001.
23. G. E. Suh, S. Devadas, and L. Rudolph. A new memory monitoring scheme for memory-aware scheduling and partitioning. In Proc. 8th IEEE Symposium on High Performance Computer Architecture, pages 117-125, Feb. 2002.
24. M. A. Suleman, M. K. Qureshi, and Y. N. Patt. Feedback-driven threading: power-efficient and high-performance execution of multi-threaded workloads on CMPs. In Proc. 13th ACM Symposium on Architectural Support for Programming Languages and Operating Systems, pages 277-286, Mar. 2008.
25. D. M. Tullsen, S. Eggers, and H. M. Levy. Simultaneous multithreading: Maximizing on-chip parallelism. In Proc. 22nd IEEE/ACM International Symposium on Computer Architecture, pages 392-403, June 1995.
26. M. D. Vuyst, R. Kumar, and D. Tullsen. Exploiting unbalanced thread scheduling for energy and performance on a CMP of SMT processors. In Proc. 20th IEEE/ACM International Parallel and Distributed Processing Symposium, page 10, Apr. 2006.