Embedded Analog-to-Digital converters

ESSCIRC 2009 - Proceedings of the 35th European Solid-State Circuits Conference

Volumn , Issue , 2009, Pages 52-64

  Bult, Klaas ^a  

^a BROADCOM CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG TO DIGITAL CONVERTERS; DATA CONVERTER; FUNCTIONAL BLOCK; GENERAL PURPOSE; LIMITING SYSTEM; NOISE IMMUNITY; POWER DISSIPATION; STAND -ALONE; STATE OF THE ART; SYSTEMS ON CHIPS; TRANSISTOR COUNT;

DIES;

MICROPROCESSOR CHIPS;

EID: 72849140994     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ESSCIRC.2009.5325932     Document Type: Conference Paper

References (61)

1. K. Bult, "Analog Broadband Communication Circuits in Pure Digital Deep Sub-Micron CMOS", IEEE International Solid-State Circuits Conference, vol. XLII, pp., February 1999.
2. R.H. Walden, "Analog-to-Digital Converter Survey and Analysis", IEEE JSAC, vol. 17, No. 4, 539-550, April 1999.
3. K. Bult, "Analog design in deep sub-micron CMOS", ESS-CIRC, pp., September 2000.
4. Y. Chiu and P.R. Gray, "Scaling of Analog-to-Digital Converters into Ultra-Deep Submircon CMOS", CICC, pp. 375-382, 2005.
5. K. Bult, "The Effect of Technology Scaling on Power Dissipation in Analog Circuits", in Analog Circuit Design, M.Steyeart, A.H.M. v. Roermund and J.H. Huijsing, (eds), Springer, 2006.
6. B. Murmann, "A/D Converter Trends: Power Dissipation, Scaling and Digitally Assisted Architectures", CICC, pp. 105-112,2008.
7. http://www.itrs.net/links/2003ITRS/Home2003.htm
8. K.Uyttenhove et al., "Design Techniques and Implementation of an 8-bit 200-MS/s Interpolating/Averaging CMOS A/D Converter", IEEE Journal of Solid-State Circuits, vol. 38, no. 3, pp. 483-494, March 2003.
9. S. Park et al., "A 3.5 GS/s 5-b Flash ADC in 90nm CMOS", IEEE CICC, pp. 489-492, 2006.
10. Y-Z. Lin et al., "A 5-bit 4.2-GS/s Flash ADC in 0.13-um CMOS", IEEE CICC, pp. 213-216, 2007.
11. S.Park et al., "A 4-GS/s 4-bit Flash ADC in 0.18um CMOS", IEEE Journal of Solid-State Circuits, vol. 42, no. 9, pp. 1865-1872, Sept. 2007.
12. A. Dingwall and V. Zazzu, "An 8-MHz CMOS Subranging 8-bit A/D Converter", IEEE Journal of Solid-State Circuits, Vol. SC-20, No. 6, pp. 1138-1143, Dec. 1985.
13. B. P. Brandt, J. Lutsky; "A 75-mW, 10-b, 20-MSPS CMOS subranging ADC with 9.5 effective bits at Nyquist", IEEE Journal of Solid-State Circuits, vol. 34, pp. 1788 - 1795, December 1999.
14. R. C. Taft, M. R. Tursi, "A 100-MS/s 8-b CMOS subranging ADC with sustained parametric performance from 3.8 V down to 2.2 V", IEEE Journal of Solid-State Circuits, vol. 36, pp. 331-338, March 2001.
15. J.Mulder et al., "A 21-mW 8-b 125-MSample/s ADC in 0.09-mm2 0.13-um CMOS", IEEE Journal of Solid-State Circuits, Vol. 39, No. 12, pp. 2116-2125, Dec. 2004.
16. S. H. Lewis and P. R. Gray, "A pipelined 5-Msample/s 9-bit analog-to-digital converter", IEEE Journal of Solid-State Circuits, vol. 22, pp. 954 - 961, December 1987.
17. A. Karanicolas et al., "A 15-b 1-Msample/s digitally self-calibrated pipeline ADC," IEEE Journal of Solid-State Circuits, vol. 28, pp. 1207 - 1215, December 1993.
18. I. E. Opris et al., "A single-ended 12-bit 20 Msample/s self-calibrating pipeline A/D converter," IEEE Journal of Solid-State Circuits, vol. 33, pp. 1898 - 1903, December 1998.
19. D. Fu, K. C. Dyer, S. H. Lewis, and P. J. Hurst, "A digital background calibration technique for time-interleaved analog-to-digital converters," IEEE Journal of Solid-State Circuits, vol. 33, pp. 1904 - 1911, December 1998.
20. O. E. Erdogan, P. J. Hurst, and S. H. Lewis, "A 12 b digital-background-calibrated algorithmic ADC with -90dB THD," IEEE International Solid-State Circuits Conference, vol. XLII, pp. 316 - 317, February 1999.
21. J. Ming and S. H. Lewis, "An 8b 80Msample/s pipelined ADC with background calibration," IEEE International Solid-State Circuits Conference, vol. XLIII, pp. 42 - 43, February 2000.
22. B. Murmann and B. E. Boser, "A 12-bit 75-MS/s pipelined ADC using open-loop residue amplification," IEEE Journal of Solid-State Circuits, vol. 38, pp. 2040 - 2050, December 2003.
23. E. Siragusa and I. Galton, "A digitally enhanced 1.8-V 15-bit 40-MSample/s CMOS pipelined ADC," IEEE Journal of Solid-State Circuits, vol. 39, pp. 2126 - 2138, December 2004.
24. C. R. Grace, P. J. Hurst, and S. H. Lewis, "A 12b 80MS/s pipelined ADC with bootstrapped digital calibration," IEEE International Solid-State Circuits Conference, vol. XLVII, pp. 460-461, February 2004.
25. X. Wang, P. J. Hurst, and S. H. Lewis, "A 12-bit 20-Msample/s pipelined analog-to-digital converter with nested digital background calibration," IEEE Journal of Solid-State Circuits, vol. 39, pp. 1799 - 1808, November 2004.
26. M. Daito, H. Matsui, M. Ueda, and K. Iizuka, "A 14-bit 20-MS/s pipelined ADC with digital distortion calibration," IEEE Journal of Solid-State Circuits, vol. 41, pp. 2417 - 2423, November 2006.
27. D. Draxelmayr, "A 6b 600MHz 10mW ADC array in digital 90nm CMOS," IEEE International Solid-State Circuits Conference, vol. XLVII, pp. 264 - 265, February 2004.
28. B. P. Ginsburg and A. P. Chandrakasan, "500-MS/s 5-bit ADC in 65-nm CMOS with split capacitor array DAC," IEEE Journal of Solid-State Circuits, vol. 42, pp. 739 - 747, April 2007.
29. S. M. Louwsma et al., "A 1.35 GS/s, 10 b, 175 mW time-interleaved AD converter in 0.13 μm CMOS," IEEE Journal of Solid-State Circuits, vol. 43, pp. 778 - 786, April 2008.
30. B. P. Ginsburg and A. P. Chandrakasan, "Highly interleaved 5-bit, 250-Msample/s, 1.2-mW ADC with redundant channels in 65-nm CMOS," IEEE Journal of Solid-State Circuits, vol. 43, pp. 2641 - 2650, December 2008.
31. P. Schvan et al., "A 24GS/s 6b ADC in 90nm CMOS," IEEE International Solid-State Circuits Conference, vol. 51, pp. 544-545, February 2008.
32. Z. Cao, S. Yan, and Y. Li, "A 32mW 1.25GS/s 6b 2b/step SAR ADC in 0.13μm CMOS," IEEE International Solid-State Circuits Conference, vol. 51, pp. 542 - 543, February 2008.
33. R.J. v.d.Plassche and R.J.v.d.Grift, "A High-Speed 7 Bit A/D Converter", IEEE Journal of Solid-State Circuits, Vol. SC-14, No. 6, pp. 938-943, Dec. 1979.
34. K. Bult and A. Buchwald, "An embedded 240-mW 10-b 50-MS/s CMOS ADC in 1-mmo," IEEE Journal of Solid-State Circuits, vol. 32, pp. 1887 - 1895, December 1997.
35. M. Choe et al., "A 13-b 40-Msamples/s CMOS pipelined folding ADC with background offset trimming," IEEE Journal of Solid-State Circuits, vol. 35, pp. 1781 - 1790, December 2000.
36. G. Geelen and E. Paulus, "An 8b 600MS/s 200mW CMOS folding A/D converter using an amplifier preset technique," IEEE International Solid-State Circuits Conference, vol. XLVII, pp. 254 - 255, February 2004.
37. R. C. Taft et al., "A 1.8-V 1.6-GSample/s 8-b self-calibrating folding ADC with 7.26 ENOB at Nyquist frequency," IEEE Journal of Solid-State Circuits, vol. 39, pp. 2107 - 2115, December 2004.
38. R.C. Taft et al., "A 1.8V 1.0GS/s 10b Self-Calibrating Unified-Fold-ing-Interpolating ADC with 9.1 ENOB at Nyquist Frequency", IEEE International Solid-State Circuits Conference, vol. LII, pp. 78 - 79, February 2009.
39. W. C. Black Jr. and D. A. Hodges, "Time interleaved converter arrays," IEEE Journal of Solid-State Circuits, vol. 15, pp. 1022 - 1029, December 1980.
40. Tat C. Choi, Robert W. Brodersen; Considerations for high-frequency switched-capacitor ladder filters, IEEE Trans. Circuit Syst., vol. CAS-27, pp. 545 - 552, June 1980.
41. B. Min et al., "A 69-mW 10-bit 80-MSample/s pipelined CMOS ADC," IEEE Journal of Solid-State Circuits, vol. 38, pp. 2031 - 2039, December 2003
42. K. Nagaraj et al, "A 250-mW, 8-b, 52-Msamples/s parallel-pipelined A/D converter with reduced number of amplifiers," IEEE Journal of Solid-State Circuits, vol. 32, pp. 312 - 320, March 1997.
43. J. Li et al., "A 10b 170MS/s CMOS pipelined ADC featuring 84dB SFDR without calibration," Symp. VLSI Circuits Dig., pp. 226 - 227, June 2006.
44. E. Iroaga and B. Murmann, "A 12-bit 75-MS/s pipelined ADC using incomplete settling," IEEE Journal of So lid-State Circuits, vol. 42, pp. 748 - 756, April 2007.
45. L. Brooks and H. Lee, "A zero-crossing-based 8-bit 200 MS/s pipelined ADC," IEEE Journal of Solid-State Circuits, vol. 42, pp. 2677 - 2687, December 2007.
46. J. K. Fiorenza et al., "Comparator-based switched-capacitor circuits for scaled CMOS technologies," IEEE Journal of Solid-State Circuits, vol. 41, pp. 2658 - 2668, December 2006
47. S. Shin et al., "A fully-differential zero-crossing-based 1.2V 10b 26MS/S pipelined ADC in 65nm CMOS," Symp. VLSI Circuits Dig. 22, pp. 218 - 219, June 2008.
48. A. M. A. Ali et al., "A 14-bit 125 MS/s IF/RF sampling pipelined ADC with 100 dB SFDR and 50 fs jitter," IEEE Journal of Solid-State Circuits, vol. 41, pp. 1846 - 1855, August 2006
49. J. Li et al., "A 1.8-V 22-mW 10-bit 30-MS/s subsampling pipelined CMOS ADC," 2006 IEEE Custom Integrated Circuits Conference, pp. 513 - 516, September 2006
50. I. Ahmed and D. A. Johns, "A high bandwidth power scalable sub-sampling 10-bit pipelined ADC with embedded sample and hold," Proceedings of the 33rd European Solid-State Circuits Conference, pp. 159 - 162, September 2007
51. J. Li, X. Zeng, L. Xie, J. Chen, J. Zhang, and Y. Guo, "A 1.8-V 22-mW 10-bit 30-MS/s pipelined CMOS ADC for low-power subsampling applications," IEEE Journal of Solid-State Circuits, vol. 43, pp. 321 - 329, February 2008
52. I. Ahmed and D. A. Johns, "A high bandwidth power scalable sub-sampling 10-bit pipelined ADC with embedded sample and hold," IEEE Journal of Solid-State Circuits, vol. 43, pp. 1638-1647, July 2008
53. A.Panigada and I.Galton, "A 130mW 100MS/s Pipelined ADC with 69dB SNDR Enabled by Digital Harmonic Distortion Correction", IEEE International Solid-State Circuits Conference, vol. LII, pp. 162 - 163, February 2009.
54. J. McNeill, M. Coln, and B. Larivee, "A split-ADC architecture for deterministic digital background calibration of a 16b 1MS/s ADC," IEEE International Solid-State Circuits Conference, vol. XLVIII, pp. 276 - 277, February 2005.
55. J.Li et al., "A 0.9-V 12-mW 5-MSPS Algorithmic ADC With 77-dB SFDR", IEEE Journal of Solid-State Circuits, vol. 40, pp. 960-969, April 2005.
56. J.McNeill et al., ""Split ADC" Architecture for Deterministic Digital Background Calibration of a 16-bit 1-MS/s ADC", IEEE Journal of Solid-State Circuits, vol. 40, pp. 2437 - 2445, December 2005.
57. I.Ahmed and D.Johns, "An 11-bit 45MS/s pipelined ADC with rapid calibration of DAC errors in a multi-bit pipeline stage", ESSCIRC 2007, pp. 147 - 150, September 2007.
58. K.Poulton et al., "A 20GS/s 8b ADC with a 1MB Memory in 0.18um CMOS", IEEE International Solid-State Circuits Conference, vol. XLVI, pp. 318-319, February 2003.
59. S. Gupta, M. Choi, M. Inerfield, and J. Wang, "A 1GS/s 11b time-interleaved ADC in 0.13μm CMOS," IEEE International Solid-State Circuits Conference, vol. XLIX, pp. 576-577, February 2006.
60. C. Hsu, F. Huang, C. Shih, C. Huang, Y. Lin, C. Lee, and B. Razavi, "An 11b 800MS/s time-interleaved ADC with digital background calibration," IEEE International Solid-State Circuits Conference, vol. XL, pp. 464 - 465, February 2007.
61. O. E. Agazzi et al., "A 90 nm CMOS DSP MLSD transceiver with integrated AFE for electronic dispersion compensation of multimode optical fibers at 10 Gb/s," IEEE Journal of Solid-State Circuits, vol. 43, pp. 2939 - 2957, December 2008