A 1.8V 1.0GS/s 10b self-calibrating unified-folding-interpolating ADC with 9.1 ENOB at nyquist frequency

Digest of Technical Papers - IEEE International Solid-State Circuits Conference

Volumn , Issue , 2009, Pages

  Taft, R C ^a   Francese, P A ^a   Tursi, M R ^a   Hidri, O ^a   MacKenzie, A ^b   Hoehn, T ^a   Schmitz, P ^a   Werker, H ^a   Glenny, A ^c  

^a National Semiconductor   (Germany)

^b National Semiconductor (UK) Ltd   (United Kingdom)

^c NATIONAL SEMICONDUCTOR CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 70349266732     PISSN: 01936530     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISSCC.2009.4977316     Document Type: Conference Paper

References (7)

1. R. J. van de Plassche and R. E. J. van de Grift, "A High-Speed 7 bit A/D Converter," IEEE J. Solid-State Circuits, vol.14, no.6, pp. 938-943, Dec. 1979.
2. P. Vorenkamp and R. Roovers, "A 12-b 60-MSample/s Cascaded Folding and Interpolation ADC," IEEE J. Solid-State Circuits, vol.32, no.12, pp. 1876-1886, Dec. 1997.
3. M-J. Choe, B-S. Song, and K. Bacrania, "An 8b 100MSample/s CMOS Pipelined Folding ADC", IEEE J. Solid-State Circuits, vol.36, no.2, p. 184-194, Feb. 2001. (Pubitemid 32296945)
4. R. Taft et al., "A 1.8-V 1.6-GSample/s 8-b Self-Calibrating Folding ADC with 7.26 ENOB at Nyquist Frequency", IEEE J. Solid-State Circuits, vol.39, no.12, pp. 2107-2115, Dec. 2004.
5. C-C. Hsu et al., "An 11b 800MS/s Time-Interleaved ADC with Digital Background Calibration," Visual Supplement to the ISSCC Dig. Tech. Papers, p. 378, Feb. 2007.
6. E2V Semiconductors, "AT84AS008 WEB-datasheet 0922B-BDC-03/08," accessed Dec. 5, 2008, .
7. S. M. Louwsma et al., "A 1.35 GS/s, 10b, 175 mW Time-Interleaved AD Converter in 0.13μ m CMOS", IEEE J. Solid-State Circuits, vol.43, no.4, pp. 778-786, Apr. 2008.