A/D converter trends: Power dissipation, scaling and digitally assisted architectures

Proceedings of the Custom Integrated Circuits Conference

Volumn , Issue , 2008, Pages 105-112

  Murmann, B ^a  

^a STANFORD UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

A/D CONVERSIONS; A/D CONVERTERS; DESIGN APPROACHES; DEVICE SPEEDS; LOW POWERS; POWER DISSIPATIONS; POWER EFFICIENCIES; RECENT TRENDS; SUPPLY VOLTAGES; SURVEY DATUMS; TECHNOLOGY SCALING;

INTEGRATED CIRCUITS;

EID: 57849136124     PISSN: 08865930     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CICC.2008.4672032     Document Type: Conference Paper

References (45)

1. P. Schvan, et al, "A 24GS/s 6b ADC in 90nm CMOS," ISSCC Dig. Techn. Papers, pp. 544-545, Feb. 2008.
2. K. Poulton, et al., "A 20-GSample/s 8b ADC with a 1-MByte Memory in 0.18-um CMOS,"ISSCC Dig. Techn. Papera, pp. 318-319, Feb. 2003.
3. A. A. Abidi, "The Path to the Software-Defined Radio Receiver," IEEE J. Solid-State Circuits, vol. 42, no. 5, pp. 954-966, May 2007.
4. R. H. Walden, "Analog-to-digital converter survey and analysis," IEEE J. Select. Areas Commun., vol. 17, no. 4, pp. 539-550, Apr. 1999.
5. P. B. Kenington and L. Astier, "Power Consumption of A/D Converters for Software Radio Applications," IEEE Trans. Vehicular Techn., vol. 49, pp. 643-650, Mar. 2000.
6. K. G. Merkel and A. L. Wilson, "A Survey of High Performance Analog-to-Digital Converters for Defense Space Applications," Proc. IEEE Aerospace Conf., vol. 5, pp. 2415-2427, Mar. 2003.
7. Y. Chiu, "Scaling of analog-to-digital converters into ultra-deep-submicron CMOS," Proc. CICC, pp. 375-382, Sep. 2005.
8. B. Murmann, "ADC Performance Survey 1997-2008," [Online]. Available: http://www.stanford.edu/~murmann/adcsurvey.html.
9. M. van Elzakker, et al., "A 1.9μW 4.4J/Conversion-step 10b 1MS/s Charge-Redistribution ADC," ISSCC Dig. Techn. Papers, pp. 244-245, Feb. 2008.
10. A.-J. Annema, et al., "Analog Circuits in Ultra-Deep-Submicron CMOS," IEEE J. Solid-State Circuits, vol. 40, no. 1, pp. 132-143, Jan. 2005.
11. K. Bult, "The Effect of Technology Scaling on Power Dissipation in Analog Circuits," in Analog Circuit Design, M. Steyaert, A. H. M. Roermund, and J. H. v. Huijsing, (eds.), Springer, 2006.
12. R. Schreier and G. C. Temes, Understanding Delta-Sigma Data Converters: IEEE Press, 2005.
13. E. A. Vittoz, "Future of analog in the VLSI environment," Proc. IEEE ISCAS, pp. 1372-1375, May 1990.
14. P. C. S Scholtens, et al., "Systematic power reduction and performance analysis of mismatch limited ADC designs," Proc. ISLPED, pp. 78-83, Aug. 2005.
15. T. B. Cho, et al., "A power-optimized CMOS baseband channel filter and ADC for cordless applications," Dig. VLSI Circuits Symposium, pp.64-65, Jun. 1996.
16. G. Chien, "High-Speed, Low-Power, Low-Voltage Pipelined Analog-to-Digital Converter, MS Thesis, University of California, Berkeley, 1996.
17. B. Murmann, "Digitally Assisted Analog Circuits - A Motivational Overview," ISSCC Special-Topic Evening Session (SE1.1), Feb. 2007.
18. M. Boulemnakher, et al., "A 1.2V 4.5mW 10b 100MS/s Pipeline ADC in a 65nm CMOS," ISSCC Dig. Techn. Papers, pp. 250-251, Feb. 2008.
19. Y. Chae et al., "A 0.7V 36μW 85dB-DR Audio ΔΣ Modulator Using Class-C Inverter," ISSCC Dig. Techn. Papers, pp. 491492, Feb. 2008.
20. R. H. M. van Veldhoven et al., "An Inverter-Based Hybrid ΣΔ Modulator," ISSCC Dig. Techn. Papers, pp. 493494, Feb. 2008.
21. B. Murmann and B. E. Boser, "A 12-bit 75-MS/s Pipelined ADC using Open-Loop Residue Amplification," IEEE J. Solid-State Circuits, vol. 38, no. 12, pp. 2040-2050, Dec. 2003.
22. J. K. Fiorenza et al., "Comparator-Based Switched-Capacitor Circuits for Scaled CMOS Technologies," IEEE J. Solid-State Circuits, vol. 41, no. 12, pp. 2658-2668, Dec. 2006.
23. J. Hu, et al., "A 9.4-bit, 50-MS/s, 1.44-mW Pipelined ADC Using Dynamic Residue Amplification," Dig. VLSI Circuits Symposium, Jun. 2008.
24. M. Anthony, et al., "A Process-Scalable Low-Power Charge-Domain 13-bit Pipeline ADC," Dig. VLSI Circuits Symposium, Jun. 2008.
25. A. Nazemi, et al., "A 10.3GS/S 6Ht (5.1 ENOB at Nyquist) Time-Interleaved/Pipelined ADC Using Open-Loop Amplifiers and Digital Calibration in 90nm CMOS, Dig. VLSI Circuits Symposium, Jun. 2008.
26. E. Iroaga and B. Murmann, "A 12b, 75MS/s Pipelined ADC Using Incomplete Settling," IEEE J. Solid-State Circuits, vol. 42, no. 4, pp. 748-756, Apr. 2007.
27. B. Murmann, "Limits on ADC Power Dissipation," in Analog Circuit Design, M. Steyaert, A. H. M. Roermund, and J. H. v. Huijsing, (eds.), Springer, 2006.
28. D. Draxelmayr, "A 6b 600MHz 10mW ADC array in digital 90nm CMOS," ISSCCDig. Techn. Papers, pp. 264-265, Feb. 2004.
29. A. Maxim, and M. Gheorghe, "A. sub-1psrms jitter 1-5GHz 0.13um CMOS PLL using a passive feedforward loop filter with noiseless resistor multiplication," Dig. RFIC Symposium, pp. 207-210, Jun. 2005.
30. S. Borkar, "Design challenges of technology scaling," IEEE Micro, vol. 19, pp. 23-29, Apr. 1999.
31. M. Hesener, et al., "A 14b 40MS/S Redundant SAR ADC with 480MHz Clock in 0.13pm CMOS," ISSCC Dig. Techn. Papers, pp. 248-249, Feb. 2007.
32. C. Paulus, et al. "A 4GS/s 6b flash ADC in 0.13um CMOS," Dig. VLSI Circuits Symposium, pp. 420-423, Jun. 2004.
33. C. Donovan and M. Flynn, "A 'Digital' 6-bit ADC in 0.25-μm CMOS," IEEE J. Solid State Circuits, vol. 37, pp. 432437, Mar. 2002.
34. S. Park, et al., "A 4-GS/s 5-b Flash ADC in 0.18um CMOS," IEEE J. Solid-State Circuits, vol. 42, no. 9, pp. 1865-1872, Sep. 2007.
35. B. P. Ginsburg and A. P. Chandrakasan, "Highly Interleaved 5b 250MS/S ADC with Redundant Channels in 65nm CMOS," ISSCC Dig. Techn. Papers, pp. 240-241, Feb. 2008.
36. B. Murmann and B. E. Boser, "Digital Domain Measurement and Cancellation, of Residue Amplifier Nonlinearity in Pipelined ADCs," IEEE Trans. on Instrumentation and Measurement, vol. 56, no. 6, pp. 2504-2514, Dec. 2007.
37. A. Panigada and I. Galton, "Digital background correction of harmonic distortion in pipelined ADCs," IEEE Trans. Circuits Syst. I, vol. 53, no. pp. 1885-1895, Sep. 2006.
38. J. Li and U.-K. Moon, "Background calibration techniques for multistage pipelined ADCs with digital redundancy," IEEE Trans. Circuits Syst. II, vol. 50, no. 9, pp. 531-538, Sep. 2003.
39. J. McNeill, et al., '"Split ADC architecture for deterministic digital background calibration, of a 16-bit 1-MS/s ADC," IEEE J Solid-State Circuits, vol. 40, no. 12, pp. 2437-2445, Dec. 2005.
40. K.-W. Hsueh, et al, "A 1V 11b 200MS/S Pipelined ADC with Digital Background Calibration in 65nm CMOS," ISSCC Dig. Techn. Papers, pp. 547-548, Feb. 2008.
41. P. Nikaeen and B. Murmann, "Digital Correction, of Dynamic Track-and-Hold Errors Providing SFDR > 83 dB up to fin = 470 MHz," in preparation.
42. Y. Chiu, et al., "Least-mean-square adaptive digital background calibration of pipelined analog-to-digital converters," IEEE Trans. Circuits and Systems I, vol. 51, pp. 3846, Jan. 2004.
43. P. Malla et al., "A 28mW Spectrum-Sensing Reconfigurable 20MHz 72dB-SNR 7OdB-SNDR DT ΔΣ ADC for 802.11n/WiMAX Receivers," ISSCC Dig. Techn. Papers, pp. 496497, Feb. 2008.
44. W. Namgoong, "A channelized digital ultrawideband receiver," IEEE Trans. Wireless Communications, pp. 502-510, Mar. 2003.
45. Y. Oh and B. Murmann, "A Low-Power, 6-bit Time-Interleaved SAR ADC Using OFDM Pilot Tone Calibration," Proc. CICC, pp. 193-196, Sep. 2007.